LOGIC ANALYZER

INTRODUCTION:

This analyzer is designed to work in conjunction with the developmental system. All the operation is controlled by the developmental system. software. The operation is similar to the Motorola Microprocessor Analyzer (Model MPA-1). However, it has a more sophisticated triggering capability. The capacity of data sampling is much greater — (256 maximum). The clock speed can go up to about 2 MHz. With a faster capture RAM replacement (bipolar RAM) the clock rate could be about 4 MHz.

OPERATIONAL DESCRIPTION:

The analyzer has mainly two modes of operation, Nth Trigger Mode and Continuous Mode. In both modes, the game data (16 bit address lines, 8 bit data bus lines and 8 bit external data) are latched in by Φ 2 and stored in the Capture RAM. At the end of capturing the data, the valid data could be properly formatted and displayed on a T.V. monitor by the software. The triggering point can be specified by the triggering data (Trigger Pattern Data and Mask Bit Data).

Nth Trigger Mode:- The number of trigger counts can be specified prior to the start. Then after the count is satisfied, 127 words of data are sampled into the Capture RAM. The number of valid data words since the start until the last trigger is stored in a latch. The address for the Capture RAM where the last trigger occured is also stored in a latch. From these two information items, only the valid data words could be displayed and the trigger point could be indicated. The maximum number of the valid data before the last trigger is 128.

Continuous Mode:- In this mode, the data words are continuously sampled until the stop signal is sent. The triggering address for the Capture RAM holds the last trigger address before the stop signal. The valid data counts before the trigger is stored in a latch. After the trigger, 63 data words are sampled and the trigger is ignored during that time. The maximum number of the data previous to the trigger is 64.

DETAIL OF FUNCTIONAL DESCRIPTION:

Trigger Circuit:- 32 bits of data from the game board (16 bit address, 8 bit data bus and 8 bit external data) are latched into 74S374 (8 bit edge-triggered latch) on every falling edge of the $\overline{\Phi}$ 2 clock. The latched data is fed into the compare logic to produce a trigger

signal. The latched game data are first EXCLUSIVE ORed to the Pattern

Data then, NANDed with the Mask Bit Data. Finally, all the individual

bits are ANDed together. The logical operation is as follows.

TRIGGER = (GAME DATA Ø # PATTERN Ø). MASK Ø . (GAME DATA 1 # PATTERN 1)......

(Game Data 31 # Pattern 31) . MASK 31

TRIGGER ENABLE:

The trigger generated from the Trigger Circuit is passed to several sections, Trigger Counter, Data Counter, Valid Data Counter and Trigger Address Latch, according to the mode and the state of the analyzer. Nth Trigger Mode:— The trigger is enabled after the start signal from Start Control. The trigger is sent to the clock input of the Trigger Counter until the Nth count is reached, then the trigger is disabled. Continuous Mode:— The trigger is enabled after the start signal and kept enabled except while the Data Counter is counting 63 data words from the last trigger. At the end of the count the trigger is enabled again. This allows the analyzer to sample 63 valid data words after a trigger.

END SIGNAL GATE:

The two ripple signals from the trigger Counter and the Data Counter are ANDed together.

Nth Trigger Mode: The end signal is generated when both the Trigger and Data Counters, reach the end of the count. Then the end signal is sent to the Stop Control logic to stop writing to the Capture RAM and turn on the Data Valid Flag. 127 words of data after the last trigger are sampled in this way.

Continuous Mode: - The end signal is generated on every 63 counts from the last trigger. Then it switches the page of the Capture RAM since the RAM is divided into two portions, 128 data words each.

DATA VALID FLAG LATCH:

The rising edge of the End Signal sets the flag. The flag is cleared when the analyzer is started. In Nth trigger mode, the flag indicates the completion of the data sampling. In continuous mode, it indicates that at least once, the trigger has occured and 63 data words have been sampled.

CAPTURE RAM:

The data from the Data Latch is written into the RAM with R/\overline{W} low going pulses and the address input from the Address Counter when the analyzer is sampling the data. The sampled data are read out to the devlopmental system data bus with the output enable signal (CAPTURE RAM READ) and the address input from the devlopmental system address bus when the analyzer is stopped.

PAGE SELECT:

In the Nth trigger mode, the input E7 (the most significant bit of the Data Counter is sent to the input of the Address MPX (E7*). In the continuous mode, a J-K flip-flop, set to toggle, is triggered by the End Signal and the output is sent to the input of the Address MPX as the most significant bit of the Capture RAM address (E7*). The 256 locations are divided into two portions, 128 locations each, and switched at every end signal.

CAPTURE RAM WRITE ENABLE GATE:

The output from the Stop Control, CAPRAMEN, and WRITE signal (Game \$\overline{\Omega}(2)\$) are NANDed together to produce WRITE (CAPRAMCK).

Therefore, when CAPRAMEN is low, the CAPRAMCK is high to disable writing into the CAPTURE RAM.

TRIGGER ADDRESS LATCH:

The addresses from the Address Counter and the Page Select, $E\emptyset$ - E7*, are latched on every Q TRIG. The address of the Capture RAM where the trigger has occured is saved and used in displaying the data.

VALID DATA COUNTER:

The counter is preset to 0 at the rising edge of the TRIGEN signal and counted up until 128 (in Nth trigger mode) or 64 (in Continuous mode) count is reached then stopped. The qualified trigger signal (QTRIG) latches the counter output number. This latched number represents the number of valid data words from the time of start until the time of the last trigger.

START CONTROL:

Nth Trigger Mode:- The start signal from the developmental system is synchronized to the Game 2 and the trigger is enabled. At the same time, a preset signal is sent to the Stop Control logic to enable the write signal for the Capture RAM. Also the Data Valid Flag is cleared. At the end of 127 data word count after the Nth trigger, the start control is cleared to disable the trigger. The start control is cleared any time by the stop signal.

Continuous Mode:- The start control enables the trigger and clears the Data Valid Flag. After every trigger, the trigger is disabled until the 63 data count ends. The controls could be cleared any time by the stop signal.

STOP CONTROL:

Nth Trigger Mode:- The Stop Control enables the write signal for the Capture RAM by the start signal. The write signal could be disabled either by the end signal after 127 words of data are sampled or the Stop Control could be activated from the developmental system at any time. Continuous Mode:- The start signal enable the write signal. Activating the Stop Control from the developmental system disables the write signal. If the Data Counter is in the process of counting 63 data words at the time, the write signal would be disabled at the end of the count to ensure the 63 data word sampling after the last trigger.

ADDRESS COUNTER:

This counter is counting upwards from 0 through 255 and back to 0, synchronized to Game 2. The counter outputs EØ through E6 are directly fed to the Address MPX. The most significant output E7 goes into the Page Select to divide 256 locations into two portions, 128 each, in the Continuous mode. In the Nth trigger mode, E7 is directly passed to the Address MPX.

ADDRESS MPX:

When the sampled data is read out by the developmental system, the address bus AØ through A7 of the devlopmental system is sent to the Capture RAM. At all other times, the address is supplied from the Address Counter (EØ - E6) and the Page Select (E7).

MODE CONTROL LATCH:

The 4 bits of data from the developmental system data bus are latched to chose the modes. Logic one on the DØ selects the continuous mode and logic one on the D1 selects the Nth trigger mode. D2 and D3 are reserved for future expansion.

STATUS REGISTER:

Two status signals could be read out to the developmenta system data bus through this port. D7 is the Data Valid Flag Latch and D6 is the CAPRAMEN. D6 should be looked at after the stop signal is sent to the analyzer since the capture RAM might be in the process of sampling 63 data words after the last trigger. At the end of the sample, D6 would be low.

PROGRAMMING REFERENCE:

Input signals to the logic analyzer. (Memory address

in []).

START [B4ØA]: Starts the logic analyzer.

STOP [B4ØB]: Stops the analyzer.

In Nth trigger mode, it is honored any time. In continuous mode, it is honored after 63 data words are sampled since the last trigger.

TRIGGER COUNT: [B4Ø8]

Loads in the trigger count number in the Nth trigger mode. If one is loaded, the analyzer acts as a one-shot mode. Zero represents a count of 256. In continuous mode, the trigger count number is ignored.

MODE CONTROL: [B4Ø9]

Selects the mode, Nth trigger mode or continuous mode. Logic "one" on DØ corresponds to the continuous mode and logic "one" on Dl for the Nth trigger mode. DØ and Dl can not have logic "one" simultaneously.

TRIGGER CIRCUIT:

The analyzer has two basic data patterns used to produce a trigger; Bit Pattern and Bit Mask. The trigger would occur on any desired address, data and external data by setting Bit Pattern, however, any bit is ignored by storing zero in Bit Mask latch.

TRIGGER = (ADDPTN + ADDRESS + ADDMSK) . (DATA PTN + DATAMSK) .

(EXTPTN + EXTMSK)

All individual bits are ANDed.

LAADHPIN [B400] High byte of address pattern latch.

LAADLPIN [B401] Low byte of address pattern latch

LADPIN [B402] Data bus pattern latch.

LAXPIN [B4Ø3] External data pattern latch.

LAADHMSK [B4Ø4] High byte of address mask bit latch.

LAADLMSK [B4Ø5] Low byte of address mask bit latch.

LADMSK [B4Ø6] Data bus mask bit latch.

LAXMSK [B407] External data mask bit latch.

Output signals from the logic analyzer.

LARAMSELØ [BØØØ - BØFF] High byte address captured data.

LARAMSEL1 [B100 - B1FF] Low byte address captured data.

LARAMSEL2 [B2ØØ - B2FF] Data bus captured data.

LARAMSEL3 [B3ØØ - B3FF] External Data captured data

Status Register [B500]

D7 Data Valid Flag

D6 Capture RAM write enable.

Trigger Address Latch [B510]

The address of the Capture RAM where the last trigger occured.

Pretrigger Valid Data Counter[B4ØC]

The number of valid data words before the last trigger.

PROGRAMMING PROCEDURE:


Nth Trigger Mode:-

- . Load all the pattern and mask bit latches
- Set the mode to Nth trigger mode by storing 02 in the mode control [B409]
- Load the trigger count number in the Trigger Counter B408 If one is stored, the analyzer acts as a one-shot mode.

 Ø is equivalent to 256 count.

- . Write into START BAØA.
- . Wait for the Data Valid Flag to go high, D7 of the Status Register..
- . The operation could be terminated by referencing STOP B40B with R/ \overline{W} low..
- . If the Data Valid Flag becomes high, proceed to display.
- . In display routine, the trigger address from the Trigger Address Latch [B510] and the number of valid data words before the last trigger from the Pretrigger Valid Data Counter [B400] should be read out. The 256 locations are wrapped around. The valid data would be, Trigger Address Pretrigger Valid Data up to Trigger Address +127. Continuous Mode:-
- . Load all the pattern and mask bit latches.
- . Store Øl in the mode control B4Ø9 to select the continuous mode.
- . Reference the START with R/\overline{W} low...
- The Data Valid Flag high indicates that a trigger has occured at least once.
- . The analyzer could be stopped at any time.
- . Wait for the Capture RAM write enable on D6 of Status Register to be low. This guarantees the 63 data sample after the last trigger.
- . In the display routine, the trigger address and the number
- out. However, since the 256 locations of the Capture RAM are divided into two portions, 128 locations each, the most significant bit of the trigger address is interpretted as a page number. For page Ø, D7=Ø For page 1, D7=1. Only 63 data words after the last trigger should be displayed. The number of Valid Data

words before the last trigger is saved in the Valid Data Counter. Make sure to keep the page number the same when the valid data are read out from the Capture RAM.



D.S. (Developmental System)

1. SYNC CHAIN

THE LATCHES J9 AND K9, AND COUNTERS H9 AND F9 PROVIDE THE SYNCRONIOUS SIGNALS FOR THE 6502A AND THE DYNAMIC RAM REFRESH. THE 6502A PHASE OF INPUT GETS 4H, A 1.25 MHZ CLOCK, AND THE DYNAMIC RAM USES IF THRU 64F. THE DYNAMIC RAM ALSO USES THE SYGNALS RAS, CAS, AND RADSEL, WHICH ARE DERIVED FROM THE SYNC SIGNALS 14, 2H, AND 10 MHZ USING LATCHES K9 AND KII. KII SHOULD BE A 74574 PART AND K9 SHOULD BE A 74109 PAIN ORDER TO DRIVE THE RAM INPUTS PROPERLY. (SOME MATIONAL 74LS109 PARTS HAVE BEEN USED SUCCESSFULLY AT POSITION K9). LATCH L8 SUPPLIES THE SIGNAL LATCH, A SPECIALY DECODED PULSE FOR THE PRE-TRIGGER VALID DATA COUNTER LATCH IN THE ANALYZER SECTION, ALL SYNC SIGNALS START WITH THE 10MHZ OSCILLATOR, THIS TYPE OF OSCILLATOR CIRCUIT IS NOT USED IN DESIGN ANY MORE BECAUSE OF ITS INFREQUENT START-UP PROBLEMS. INVERTERS AT LIO MUST BE 74H04 OR 74504.

2. MICROPROLESSOR

SINCE THE PHASE & INPUT CLOCK FREQUENCY IS 1.25 MHZ THE PROCESSOR USED SHOULD BE A 6502A ALTHOUGH I HAVE YET TO SEE A 6502 FAIL AT SPEEDS LESS THAN 1.5 MHZ, 4 K 13 15 A DISABLED WATCHDOG RESET CIRCUIT. THE SPLIT PAD BETWEEN & SHOULD BE OPEN ONLY FOR SOME TROUBLE SHOOTING OPERATIONS, AS THE SOFTWARE DOESN'T STROBE THE WATCHDOG COUNTER; WDGRST IS INACTIVE. 4 NMI INTERUPTS THE PROCESSOR EVERY 16.7 MS. THE NMI SIGNAL IS A LOW-GOING PULSE FROM LATCH LII, WHICH IS CLOCKED BY A 60 HZ CLOCK. 60 HZ IS DERIVED FROM AN AC SIGNAL AND THE CIRCUITRY TO DO THIS HAS BEEN THROUGH MANY CHANGES, THE LATEST REVISION USES A 311 COMPARATOR AT LY TO GENERATE A TIL COMPATIBLE 60 HZ CLOCK.

TASKS OR FUNCTIONS TO BE DONE

BY THE PROCESSOR ARE INITIATED BY

A LOW IRQ INPUT. THE ACIA, CAME INTERFACE,

AND THE PROGRAM RAM PARITY CHECK ARE

THE CIRCUITS THAT CAN SIGNAL IRQ.

READ SIGNALS OUT OF GATES JID, AND

KG, AND DECODERS HIO, JS, AND JG.

THE READ SIGNALS ARE SIMPLE DECODES

FROM THE PROCESSOR ADDRESS LINES,

THEREFORE NOISY DURING PHASE I, WHICH

IS OK EXCEPT FOR THE SIGNAL DSIORD,

SO A CAP FIX HAS BEEN APPLIED TO

J5-7. THE WRITE SIGNALS OUT OF

BECODERS HIO, JS, AIB, AND AIH HAPE

DECODED WITH THE SIGNAL WITL FOR

THE PROPER TIMING. WITL COMES FROM

LATCH JT AND GATE KT.

THE LOWER QUARTER OF THE ADDRESS SPACE, 0000 - 3FFF, HAS THE PROGRAM RAM, WHICH IS USED FOR THE ANALYZER SECTION PROGRAM. THE SECOND QUARTER, 4000-7FFF, IS UNUSED. DECODER JII DIVIDES THE UPPER HALF OF THE ADDRESS SPACE AMONG THE REST OF THE CIRCUITS ALLOWING THE UPPER 8K, E000-FFFF, FOR PROGRAM ROM. AT THIS TIME LESS THAN 4K OF THE PROGRAM ROM SPACE IS USED,

POWER-ON OR MANUAL RESET SETS

LATCH L8, WHICH CAN BE CLEARED ONLY BY

SOFTWARE CONTROL IN ORDER TO SEND A LOW

RESET PULSE TO THE GAME INTERFACE RESET LINE.

3. ASYNCRONOUS COMMUNICATIONS INTERFACE ADAPTOR (ACIA)

THIS IS THE COMMUNICATIONS LINK TO THE SOFTWARE DEVELOPMENT SYSTEM TERMINAL THE CIRCUIT IS BUILT AROUND A MC 68 B50, JIS. THE SLOWER MC6850 IS NOT USED BECAUSE OF TIMING PROBLEMS, A BYTE OF DATA FROM THE TERMINAL CAN BE LATCHED SERIALLY THROUGH OPTO-COUPLER LIS. THE TWO INPUT LINES, ON LIS-2 & LIS-3, ARE NOT REFERENCED TO THIS PCB'S GROUND SO TO SEE THE INPUT LIS-3 SHOULD BE TIED TO GROUND. THE SIGNAL ON 45-2 SHOULD THEN BE A SERIES OF SQUARE WAVES EVERY FEW SECONDS WITH AN AMPLITUDE OF OVER 1/2 VOLT RIDING ON ABOUT A 1/2 TO 2 VOLT LEVEL. LIS-6 PROVIDES A TTL COMPATIBLE SIGNAL, WHICH 15 LOADED SERIALLY INTO THE 68B50. WHEN THE INPUT BUFFER IS FULL THE IRQ OUTPUT OF THE 68850 GOES LOW TO SIGNAL THE PROCESSOR'S IRQ INPUT. BYTES OF DATA CAN BE READ FROM THE 68B50'S INPUT BUFFER OR WRITTEN TO ITS OUTPUT BUFFER VIA THE PROCESSOR'S UNBUFFERED DATA BUSS, BYTES OF DATA FROM THE 68B50'S OUTPUT BUFFER ARE TRANSMITTED SERIALLY THROUGH QI.

4. PROGRAM RAM ET THRU EIS THIS RAM SECTION, 15 16K X 9 BITS OF INFORMATION. 16KX8 IS USABLE RAM SPACE AND 16KXI 15 FOR THE PARITY CHECK CIRCUIT, THE RAM SPACE IS ARRANGED IN ROWS AND COLUMNS. DURING PHASE 2 THE LOWER 14 BITS OF THE PROCESSOR'S BUFFERED ADDRESS LINES ARE MULTIPLEXED 7 BITS INTO THE ROW SELECT, DURING RAS, AND 7 BITS INTO THE COLUMN SELECT, DURING FIO, FIO, FI, FIZ, AND FIB, CAS. THE ADDRESS MULTIPLEXERS, SHOULD BE 745153 PARTS AS A 74LS153 CANNOT PROPERLY DRIVE THE RAM INPUTS, SINCE THESE ARE DYNAMIC RAMS THEY MUST BE REFRESHED EVENUE SO DURING PHASE I RAS AND CAS ALSO OCCUR IN ORDER TO THE RAM ADDRESSING THE SYNC SIGNALS IF THRU 64F VIA THE MULTIPLEXERS. THIS ACCESSES EVERY ROW AND EVERY COLUMN IN THE RAM ARRAY EACH 100 US. SO TWICE DURING EACH PROCESSOR CYCLE THE PROGRAM RAM IS ADDRESSED, ONCE) DURING PHASE I FOR REFRESH, AND ONCE DURING PHASE 2 FOR PROGRAM ACCESS. IF THE PROCESSOR IS READING THE RAM

THE SIGNAL RAMRD IS ACTIVE LOW

PROCESSOR - ADDRESSED DATA FROM THE
RAM IS DRIVEN ON THE BUFFERED

DATA BUSS BY FIS. IF THE PROCESSOR

IS WRITING TO THE RAM THE SIGNAL RAMWR

IS ACTIVE LOW DURING PHASE 2 SO THAT DATA

DRIVEN ON THE DATA BUSS BY HIS FROM

THE PROCESSOR CAN BE WRITTEN INTO THE

PROCESSOR - ADDRESSED RAM LOCATION, RAMWR

HAS A GLITCH ON IT ABOUT 100 NS BEFORE

THE REAL WRITE PULSE, BUT IT SHOULD

NOT CAUSE A WRITE TO ONE OF THE

REFRESH APDRESSES BECAUSE IT OCCUPS

AFTER THE RISING EDGE OF RAS, WHICH

SIGNALS THE START OF THE PHASE 2 CYCLE.

FOR THE PARITY ERROR CIRCUIT TO
FUNCTION PROPERLY THE PROGRAM MUST
NEVER READ A RAM LOCATION BEFORE
IT WRITES TO THAT LOCATION, WHEN A
RAM LOCATION IS WRITTEN TO , BR/W APPLIES
A LOW INPUT TO THE PARITY GENERATOR FIY
SO THAT THE DATA BYTE TO BE WRITTEN CAN
DETERMINED AS ODD OR EVEN. IF ODD A
LOW WILL BE PRESENTED TO THE DATA INPUT
OF RAM EIS, AND IF EVEN A HIGH WILL
BE ON EIS'S DATA INPUT. THEREFORE A
9 BIT DATA PATTERN WITH AN ODD NUMBER

ALWAYS

OF HIGHS WILL A BE WRITTEN INTO THE RAM LOCATION. WHEN THE PROGRAM READS THAT RAM LOCATION, BR/W WILL ALLOW THE DATA BIT IN RAM EIS TO BE THE INPUT AT FI4-4 SO THAT THE FULL 9 BIT DATA PATTERN CAN BE SEEN BY THE PARITY GENERATOR. THE NUMBER OF HIGHS AMONG THE 9 BITS SHOULD ALWAYS BE ODD SO THE Z ODD OUTPUT OF FI4 IS HIGH WHEN THE SIGNAL RAMRD CLOCKS IT INTO LATCH J7. IF THERE IS A FAILURE IN THE RAM, IT IS MOST LIKELY THAT ONLY ONE BIT WILL BE WRONG (ONE RAM DEVICE PER DATA BIT) SO THE NUMBER OF HIGHS IN THE 9 BIT DATA PATTERN PRESENTED TO THE PARITY GENERATOR WILL BE EVEN WHEN THE BAD RAM LOCATION IS READ AND THUS J7 WILL LATCH A LOW TO ITS Q OUTPUT, PERR. PERR GOES TO THE PROCESSOR'S IRQ INTERUPT, AND THE CURRENT PROGRAM DOESN'T RESET LATCH J7 OR INDICATE TO THE DEVELOPMENT SYSTEM USER THAT A RAM FAILURE OCCURED. CURRENTLY A LED IS BEING ADDED TO THE SIGNAL PERR SO THAT SOMEONE CAN TELL BY THE LED BEING ON THAT A RAM FAILURE HAS OCCURED.

5. GAME COMMUNICATIONS

PEBAIS BROUGHT ONTO THE ANALYZER PCB ON CONNECTOR JI AND IS INTERFACED TO THE ANALYZER'S BUFFERED DATA BUSS VIA THE 8 BIT LATCHES D7 AND D8. DATA TO BE SENT TO THE GAME INTERFACE IS LATCHED INTO D7 USING SIGNAL DSIOWRT. THE GAME INTERFACE CAN THEN READ THE DATA BY ENABLING THE OUTPUTS OF DY USING SIGNAL GBIORD, SIMILARLY THE GAME INTERFACE SENDS DATA TO THE ANALYZER BY LATCHING THE DATA INTO DE WITH GBIOWRT, AND THEN THE ANALYZER READS THE DATA WITH DSIORD, THIS DATA TRANSFER OPERATION IS MONITORED BY LATCH A6 WITH THE OUTPUTS DSEBEMP AND GBDSEMP, AND THE STATUS OF THESE TWO SIGNALS CAN BE READ BY THE ANALYZER PROCESSOR THRU BUFFER AZ, OR BY THE GAME INTERFACE THRU BUFFER BT. HOWEVER, WHILE THE GAME INTERFACE MUST PERIODICALLY POLL BY TO DETERMINE WHETHER TO SEND OR RECIEVE DATA, THE SIGNAL DIGBEMP AOR GBDSEMP WHEN LOW CAUSES AN IRQ INTERUPT IN THE ANALYZER PROCESSOR, THE A6-7 OUTPUT DSGBMASK

15 USED TO AVOID CAUSING AN IRQ INTERUPT WHEN DSGREMP IS LOW, AS THE PROGRAM MAY NOT NEED TO BE REMINDED THAT IT WROTE TO THE OUTPUT LATCH DT, ALL OF THE INPUTS TO A6 ARE NORMALLY HIGH SIGNALS. WHEN MASK PULSES LOW DSGBMASK GOES LOW, AND WHEN UNMASK PULSES LOW DEGEMASK GOES HIGH. ON POWER UP OR MANUAL RESET SYSRST PULSES LOW WHICH CAUSES BOTH DSGBEMP AND GBDSEMP TO BE SET HIGH. THEN IF DSIOWRT PULSES LOW DSGBEMP GOES LOW, AND IF GBIONRY PULSES LOW GBDSEMP GOES LOW. DSGBEMP IS RESET HIGH BY A LOW PULSE ON GBIORD, AND GBDSEMP IS RESET HIGH BY A LOW PULSE ON DSIORD. THEREFORE THE SIGNAL DSGBEMP WHEN LOW INDICATES NEW DATA IN LATCHE D7 IS READY TO BE READ BY THE GAME INTERFACE AND WHEN HIGH MEANS THAT THE GAME INTERFACE HAS RECIEVED THE DATA. SIMILARLY THE SIGNAL GBDSEMP WHEN LOW MEANS THAT THE GAME INTERFACE HAS SENT DATA TO LATCH D8 AND WHEN HIGH SHOWS THAT THE DATA HAS BEEN READ BY THE ANALYZER PROCESSOR. IT SHOULD BE CLEAR THAT ANY NOISE ON THE INPUTS TO AG MAY CAUSE THE OUTPUTS TO CHANGE AND COMMUNICATIONS

6. LOGIC ANALYZER SECTION

THE LOGIC ANALYZER HAS THE

CAPACITY TO READ AND HOLD 256 GAME

PROCESSOR INSTRUCTIONS OF 36 BITS EACH.

THE 36 BITS INCLUDE 16 ADDRESS BITS (GBBAØ
GBBA 15), 8 LOW ORDER DATA BITS (GBBDØ-GBBD7),

8 HIGH ORDER DATA BITS OR EXTERNALS (GBBD 8
GBBD 15), THE GAME PROCESSOR SYNC LINE AND

READ/WRITE LINE (GBSYNC, GBR/W), AND TWO

EXTERNALS (GBEXTI, GBEXTZ). THE RAM USED

TO STORE THESE SIGNALS ARE 9 2101'S

(E5, F5-F8, H5-H8), WHICH ARE 256 LOCATIONS

BY 4 DATA BITS, GIVING THE SPACE OF

256 × 4 × 9 OR 256 × 36.

THE GAME PROCESSOR'S PHASE 2 CLOCK,
GB\$2, COMES TO THE LOGIC ANALYZER AT
JI-20. IT GOES THRU TWO IN914 DIODES
TO REDUCE NOISE AND THEN TO A 74LS14
GATE TO MAKE GB\$2. THE SIGNAL GB\$2
IS USED TO LATCH THE GAME'S LOWER 8
ADDRESS LINES INTO B8, WHICH HOLDS THIS
INFORMATION FOR ONE GAME CLOCK CYCLE
SO THAT IT CAN BE STORED IN THE ANALYZER
"CAPTURE" RAM, F7 AND H7, AND COMPARED TO
THE DESIRED TRIEGER ADDRESS. THE LOWER
8 BITS OF THE TRIGGER ADDRESS ARE LATCHED
IN DII AND ARE COMPARED TO THE GAME

ADDRESS BITS AT EXCLUSIVE OR'S BIL AND CII. ANY BITS THAT ARE THE SAME WILL MAKE THE OUTPUT OF THE CORRESPONDING 74586 GATE LOW, BITS THAT DON'T MATCH GIVE A HIGH OUTPUT, EACH OF THESE 8 COMPARE RESULTS ARE INDIVIDUALLY SELECTIBLE ASTO WHETHER OR NOT THEY ARE IMPORTANT IN THE DESIRED TRIGGER ADDRESS. THE LOWER ADDRESS "MASK" IS LATCHED IN DIZ. (NOTE: THE CURRENT ANALYZER ONLY ALLOWS THE LATCHING INTO DIZ AND/OR DII WHILE THE LOGIC ANALYZER IS STOPPED IE NOT WAITING FOR A TRIGGER TO HAPPEN). THE OUTPUTS OF DIZ EACH GO TO ONE INPUT ON THE BANK OF NAND GATES AT BIZ AND CIZ WHILE THE ADDRESS BIT COMPARE RESULTS, GO TO THE OTHER INPUT. IF THE COMPARE INPUT IS LOW, MEANING THE ADDRESS BIT MATCHES THE TRIGGER ADDRESS BIT, OR IF THE MASK BIT WIS LOW, OH MEANING THAT THIS COMPARE ISN'T IMPORTANT TO THE TRIGGER, THEN THE NAND GATE'S OUTPUT WILL BE HIGH. IF BOTH INPUTS ARE HIGH, MEANING THE BITS DON'T MATCH AND ARE IMPORTANT, THEN THE NAND GATE'S OUTPUT WILL BE LOW. IF ALL OF THE 8 NAND GATE'S OUTPUTS

ARE HIGH THEN THEIR NANDING AT GATE BIS WILL CAUSE THE SIGNAL URADLTR TO GO LOW. THIS OUTPUT, BIS-8, PRIVES A LONG TRACE ON THE PCB AND IS SUSEPTIBLE TO NOISE. A 75 PF FROM BI5-8 TO GND WILL QUIET THIS SIGNAL DOWN SO THAT IT WON'T CAUSE PROBLEMS, THIS APPLIES ALSO TO OUTPUTS, C15-8, A3-8, AND A5-8. ALL THESE OUTPUTS, WHEN LOW WILL CAUSE THE SIGNAL "MATCH" TO GO HIGH WHICH MEANS THAT THE DESIRED TRIGGER ADDRESS AND DATA WAS JUST ENCOUNTERED . 4THE OUTPUTS UQADATR, DLOWER, URDTR, AND UREXTTR EACH COME FROM CIRCUITS EXACTLY THE SAME AS THE JUST DESCRIBED CIRCUITRY FOR URADLTR. THE SIGNAL URDTR IS SPECIAL THOUGH, BECAUSE LATCH JY CAN CHANGE THE MEANING OF UDDTR. 1F J4-9 IS HIGH THEN IF UDDTR IS LOW IT MEANS ALL 16 DATA BITS MATCH THE DESIRED TRIGGER DATA. 18 J4-9 IS LOW THEN IF URDIR IS LOW IT MEANS THE GAME DATA BITS DON'T MATCH THE TRIGGER DATA, THIS IS USEFUL FOR THE "DATA NOT EQUAL TRIGGER MODE.

THE SIGNAL CAPQUAL COMES FROM
THE EXTERNAL TRIGGER CIRCUITRY OUT OF

GATE A12 IN A SIMILAR MANNER TO
ALL THE OTHER TRIGGER SIGNALS, BUT
IT IS USED TO TURN OFF OR INHIBIT
THE SPECIAL CLOCKING THAT STORES DATA
INTO THE CAPTURE RAMS AND ADVANCES THE
LOGIC ANALYZER'S CONTROL REGISTERS. THIS
IS USEFUL FOR STORING AND READING
ONLY TRIGGERED GAME PROCESSOR INSTRUCTIONS,
ONLY READS INSTRUCTIONS,
ONLY READS INSTRUCTIONS,
OR ONLY OPCODES, OR ANY COMBINATION,
AND GBEXT 1 INPUT CAN BE USED TOO.

THE ANALYZER PROCESSOR STARTS
THE ANALYZER LOOKING FOR A TRIGGER
BY PULSING THE SIGNAL LASTART. THIS
SETS LATCH JI AND SO, ON GBOZ, SETS
THE OTHER LATCH JI, WHICH CAUSES THE
FIRST LATCH TO BE CLEARED. THE SECOND
LATCH AND GBOZ MAKES LARESET GO LOW.
LARESET CAUSES TRIGEN TO GO HIGH.

TRIGEN AND MATCH (FROM THE TRIGGER SIGNALS)

AND THE CLOCK MADE FROM AN OR OF GBOTTLY

AND GBOTZSQUASH ALL BEING HIGH MAKES QTRIG

GO HIGH, WHICH SIGNALS THE CONTROL CIRCUITRY

THAT A TRIGGER IS HAPPENING. LARESET ALSO

SETS LATCH JY MAKING CAPRAMEN LOW, WHICH

ALONG WITH CAPQUAL ENABLES THE CLOCK, CAPRAMCK

THAT LOADS DATA INTO THE CAPTURE RAMS.

CAPRAMEN ALSO ENABLES THE CAPTURE RAM

ADDRESS COUNTERS, F3 AND H3, TO CYCLE

THROUGH THE 256 ADDRESSES, WHILE LARESET

CLEARS THE PRE-TRIGGER DATA COUNTERS,

B2 AND C2, THE DATAVALID LATCH, FI, AND

THE TROONT LATCH, LII.

NOW THE LOGIC ANALYZER IS RUNNING.

THE CAPTURE RAM ADDRESS COUNTERS COUNT

UP TO 256, FF, THEN GO TO Ø AND COUNT

TO 256, ETC. THE OUTPUTS OF F3 AND H3

GO THRU MULTIPLEXERS F4 AND H4 TO THE

CAPTURE RAM ADDRESS BUSS, AND THE SIGNAL

CAPRAMCK WRITES THE GAME INSTRUCTIONS DATA

INTO THE ADDRESS COUNTER SPECIFIED LOCATION

OF THE CAPTURE RAMS. THIS PROCESS CONTINUES

WITHOUT INTERUPTION CYCLE BY CYCLE, EXCEPT

IF THE SELECTIVE TRIGGER SIGNAL CAPQUAL

GOES HIGH. WHILE CAPQUAL IS HIGH, QUALCUX

IS DISABLED HALTING THE ADDRESS COUNTERS.

AND CAPRAMCK IS DISABLED SO NO DATA 15 LOADED INTO THE CAPTURE RAMS. WHEN CAPQUAL IS LOW THE PROCESS CONTINUES. AT THE SAME TIME QUALCLE IS ADVANCING THE PRE-TRIGGER DATA COUNTERS, BZ AND CZ. WHEN B2-7 GOES HIGH THE CAPTURE RAMS HAVE STORED 128 GAME INSTRUCTIONS SO THRU MULTIPLEXER E3 THE PRE-TRIGGER DATA COUNTERS ARE DISABLED SINCE 128 IS THE MOST INSTRUCTIONS THAT WILL BE SAVED BEFORE THE TRIGGER. THE REAL USEFULNESS OF THIS PRE-TRIGGER CIRCUIT IS FOR THE CASES WHEN A TRIGGER IS ENCOUNTERED BEFORE THE COUNT OF 128 HAS BEEN REACHED. WHEN A TRIGGER HAPPENS QTRIG GOES HIGH AND WITH GBOZDLY THRU EI MAKES DATACUTLD GO LOW. DATACNTLD GOES THRU MULTIPLEXER E3 AND GATE KIO TO LATCH INTO D2 THE PRESENT COUNT OF THE PRE-TRIGGER DATA COUNTERS, THE VALUE LATCHED IN DZ WILL BE READ BY THE ANALYZER PROCESSOR SO IT READS ONLY THAT MANY LOCATIONS BEFORE THE TRIGGER LOCATION IN THE CAPTURE RAMS WHEN THE DATA IS DISPLAYED FOR THE USER. IF THE PROCESSOR WERE TO INDESCRIMINATELY READ ALL 128 RAM LOCATIONS BEFORE THE TRIGGER, THEN SOME OR ALL (WHEN TRIGGERING ON ANY INSTRUCTION) OF THE DATA

WOULD BE IRRELEVANT TO THE TRIGGERED INFORMATION. IF THE LOGIC ANALYZER PARAMETERS CALL FOR MORE THAN ONE TRIGGER, THEN DATACNTLD WILL LATCH IN THE PRE-TRIGGER COUNT ONLEACH TRIGGER, WHILE THE COUNTER CONTINUES UP TO 128.
THE VALUE IN D2 IS THEN THE NUMBER, UP TO A MAXIMUM OF 128, OF VALID DATA LOCATIONS BEFORE THE LAST TRIGGER IN THE CAPTURE RAM.

THE NUMBER OF TRIGGERS DESIRED IS
LOADED INTO THE TRIGGER COUNTERS DI AND EZ,
BEFORE STARTING THE LOGIC ANALYZER, USING
THE DECODE SIGNAL TRIGCAT. EVERYTIME A
TRIGGER IS ENCOUNTERED QTRIG WILL GO
HIGH CLOCKING THE TRIGGER COUNTERS DOWN
ONE. WHEN THE COUNT REACHES Ø AND
THE QTRIG SIGNAL GOES BACK LOW, THE
RIP OUTPUT OF DI GOES LOW CAUSING
TRIGUP TO GO HIGH.

TRIGUP GOING HIGH MEANS THE LAST
DESIRED TRIGGER WAS ENCOUNTERED AND
SO CLOCKS LATCH HZ, WHICH CAUSES THE
SIGNAL TRIGEN TO GO LOW. A LOW ON TRIGEN
DISABLES QTRIG AT GATE KZ KEEPING ANY
FURTHER TRIGGER DETECTION FROM AFFECTING
THE LOGIC ANALYZER CONTROL CIRCUITRY.

A LOW ON TRIGEN ALSO ENABLES THE

, BI AND CI

THE POST-TRIGGER DATA COUNTERS THESE WERE PREVIOUSLY SET TO A COUNT OF 127, 7F, BY THE SIGNAL DATACNTLD ON THE FIRST ENCOUNTERED TRIGGER, THE POST-TRIGGER DATA COUNTERS NOW COUNT DOWN CLOCKED BY QUALCUK COUNTING 127 DESIRED POST-TRIGGER INSTRUCTIONS AS THEY ARE STOKED INTO THE CAPTURE RAM, WHEN THE COUNTERS BI AND CI REACH & BOTH OF THEIR M/M OUTPUTS GO HIGH AND SO THRU HI THE SIGNAL DATACNTEND GOES HIGH.

TRIGUP IS HIGH AND NOW WITH DATACNTEND HIGH THRU HI A HIGH IS LATCHED INTO FI BY GB DLY, THIS BRINGS THE SIGNAL ENDTRIGS HIGH, WHICH SETS THE DATAVALID LATCH INDICATING THAT A TRIGGER AND TRACE OPERATION BY THE LOGIC ANALYZER IS COMPLETE, ON THE RISING EDGE OF ENDTRIGS THRU GATE KO LATCH J4 IS CLEARED BRINGING CAPRAMEN HIGH, WHICH DISABLES THE SIGNAL, CAPRAMCK, THAT WRITES DATA INTO THE CAPTURE RAM.

A LOGIC ANALYZER OPERATION CAN
BE STOPPED AT ANY TIME BY THE ANALYZER
PROCESSOR USING THE SIGNAL LASTOP.

LASTOP SETS LATCH J2. THE OTHER LATCH J2
IS THEN SET BY GROZ. WHICH WHILE HIGH

15 NANDED WITH THE Q OUTPUT OF THE SECOND JZ LATCH. THIS CLEARS THE FIRST JZ LATCH AND THRU GATE J3 CLEARS LATCH J4 CAUSING CAPRAMEN TO GO HIGH, WHICH DISABLES CAPRAMCK FROM WRITING TO THE CAPTURE RAM.

MHEN A T VALID TRIGGER MENCOUNTERED, MIDWAY THROUGH AN INSTRUCTION CYCLE WHEN GBOZ GOES HIGH WHILE QTRIG IS HIGH, THE SIGNAL TRACK GOES HIGH. THIS CAUSES WHIP EY TO LATCH THE CAPTURE RAM ADDRESS LOCATION AS THE TRIGGERED GAME INSTRUCTION IS BEING. LOADED INTO THE CAPTURE RAM, LATCH EY WHEN ENABLED BY THE ANALYZER'S PROCESSOR USING TALRD WILL PUT ON THE A BUFFERED DATA BUSS THE ACTUAL ADDRESS IN THE CAPTURE RAM WHERE THE LAST TRIGGER'S DATA IS STORED. THE SIGNAL TRACK ALSO SETS THE TROOT LATCH, LII, WHICH MAKES TROONT GO HIGH INDICATING THAT A TRIGGER HAS BEEN ENCOUNTERED.

IF THE ANALYZER PROCESSOR STROBES

SIGNAL STATRD IT CAN MEADE THRU

BUFFER AZ THE STATUS OF 4 OF THE

LOGIC ANALYZER'S SIGNALS: TROONT, TRIGUP, CAPRAMEN,

AND DATAVALID. THESE SIGNALS WHEN HIGH

HAVE THE FOLLOWING MEANINGS. TROONT

MEANS A TRIGGER WAS ENCOUNTERED.

TRIGUP MEANS THE LAST OF THE DESIRED

NUMBER OF TRIGGERS WAS ENCOUNTERED.

CAPRAMEN MEANS A TRIGGER AND TRACE

OPERATION IS IN PROCESS, DATAVALID

MEANS THE LOGIC ANALYZER IS HALTED

AND ITS OPERATION FINISHED. ALSO THRY

AZ COMES THE STATE OF THE TTL COMPATIBLE

60 HZ SIGNAL AND THE SIGNAL PERR, WHICH

WHEN HIGH INDICATES THE ANALYZER'S PROGRAM

RAM HAS FAILED.

THE LOGIC ANALYZER CAN BE OPERATED IN A CONTINUOUS MODE, IN WHICH IT WILL NOT HALT ITSELF AND WILL TRIGGER AND TRACE INDEFINITELY. THE PREVIOUS DE-SCRIPTION WAS FOR THE "ONE-SHOT MODE AND THE SIGNAL CONTMOD WAS LOW AND CONTMOD WAS HIGH. IN CONTINUOUS MODE CONTMOD 15 HIGH AND CONTMOD IS LOW. THESE TWO SIGNALS IN CONTINUOUS MODE ALTER THE OPERATION OF THE LOGIC ANALYZER CONTROL CIRCUITRY SO THAT IT DIVIDES THE 256 CAPTURE RAM LOCATIONS IN HALF. ONE HALF OF THE CAPTURE RAM HOLDS UP TO 64 VALID GAME INSTRUCTIONS BEFORE THE PREVIOUSLY ENCOUNTERED TRIGGER, THE INSTRUCTION OF THE PREVIOUSLY ENCOUNTERED TRIGGER, AND THE 63

VALID INSTRUCTIONS AFTER THE PREVIOUSLY ENCOUNTERED TRIGGER. THE OTHER HALF IS BEING USED TO STORE THE GAME PROCESSOR'S CURRENT INSTRUCTIONS BEFORE THE TRIGGER AND WILL STORE THE TRIGGERED INSTRUCTION AND 63 INSTRUCTIONS FOLLOWING THE TRIGGER. AFTER A TRIGGER IS ENCOUNTERED AND 63 VALID POST-TRIGGER INSTRUCTIONS ARE STORED, THEN THE LATTER HALF OF THE CAPTURE RAM BECOMES THE FORMER HALF AND THE FORMER HALF IS AVAILABLE A FOR AN NEW TRIGGER AND TRACE OPERATION. THIS "LEAP-FROG" OPERATION WILL CONTINUE UNTIL THE LOGIC ANALYZER IS HALTED BY THE ANALYZER PROCESSOR. THE ACTUAL OPERATION OF THE LOGIC ANALYZER CONTROL CIRCUIT'S COUNTERS AND LATCHES IN THE CONTINUOUS MODE IS AN EXERCISE LEFT TO THE READER.

SYNC RAS, CAS, LATCH

PROCESSOR

DECODE

ACIA

PROGRAM ROM

PROGRAM RAM

PARITY CHECK

ANALYZER

DATA LATCH RAM

TRIGGER DECODE

CONTROL

COUNTERS

REGISTERS

GAME & ANALYZER COMMUNICATION

GAME COMMUNICATION

STATUS SIGNALS AVAILABLE TO AND CONTROLED BY BOTH GAME & L.A.

ANALYZER SECTION

DATA CAPTURE RAM 256 × 36 WILL

HOLD 256 INSTRUCTIONS OF

16 ADDRESS BITS

16 DATA BITS (8 DATA, 8 EXTERNAL)

4 EXTERNAL BITS

2 OPTIONAL

I GAME PROCESSOR SYNC

I GAME PROCESSOR R/W

TRIGGER DECODE

EACH OF THE 36 BITS SELECTABLE

AS CARE / DON'T CARE

EACH OF THE 36 BITS EXCLUSIVE ORED

TO 36 BIT COMPARE REGISTER

START AND STOP CIRCUITRY

ARMS OR DISARMS ANALYZER

COUNTERS:

CAPTURE RAM ADDRESS

TRIGGER

POST TRIGGER WORDS

PRE TRIGGER VALID WORDS

1.25 MHZ FOR PROCESSOR & &

IF - 64F FOR DYNAMIC RAM REFRESH

RAS, CAS, & RADSEL FOR ADDRESSING

OF DYNAMIC RAM

LATCH SPECIALLY DECODED SYNC SIGNAL

FOR THE PRE-TRIGGER VALID DATA.

COUNTER LATCH (ANALYZER SECTION)

PROCESSOR

6502 A RUNNING AT 1,25 MHZ
STANDARD WATCHDOG RESET CIRCUIT
NMI'S AT 16,7 MS INTERNAL, HARD
IRQ'S FOR COMMUNICATION

DECODE

CLEAN WRITE SIGNALS USING WITL
READ SIGNALS NOT CLEAN

ACIA

STANDARD. CIRCUIT USING 68850

PROGRAM ROM 8K, 4K PRESENTLY USED

PROGRAM RAM 16K DYNAMIC WITH PARITY CHECK

