# **NMOS RAMs**



# MM5280 4096-Bit (4096 × 1) Dynamic RAM

## **General Description**

National's MM5280 is a 4096 word by 1 bit dynamic RAM. It incorporates the latest memory design features and can be used in a wide variety of applications, from those which require very high speed to ones where low cost and large bit capacity are the prime criteria.

The MM5280 must be refreshed every 2 ms. This can be accomplished by performing a read cycle at each of the 64 row addresses (A0–A5). The chip select input can be either high or low for refresh.


The MM5280 has been designed with minimum production costs as a prime criterion. It is fabricated using N-channel silicon gate MOS technology, which is an ideal choice for high density integrated circuits. The MM5280 uses a single transistor cell to minimize the device area. The single device cell, along with unique design features

in the on-chip peripheral circuits, yields a high performance memory device.

#### **Features**

- Organization: 4096 x 1
- Access time 200 ns maximum
- Cycle time 400 ns minimum
- Easy system interface
  - One high voltage input—chip enable
  - TTL compatible—all other inputs and output
- Address registers on-chip
- TRI-STATE® output
- Simple read-modify-write operation
- Industry standard pin configuration

## **Block Diagram**




Memory Inverts From Data In to Data Out

#### Pin Names

A0-A11	Address Inputs *	V <sub>BB</sub>	Power (-5V)
CE	.Chip Enable	vcc	Power (+5V)
<u>cs</u>	Chip Select	V <sub>DD</sub>	Power (+12V)
DIN	Data Input	٧ss	Ground
DOUT	Data Output	WE	Write Enable
NC	Not Connected		


<sup>\*</sup> Refresh Address A0-A5

## **Connection Diagram**



Order Number MM5280N Order Number MM5280J See NS Package N22A See NS Package J22A

## **Logic Symbol**



#### Absolute Maximum Ratings (Note 1)

### **Operating Conditions**

	MIN	MAX	UNITS
Operating Temperature Range	0	+70	°C
V <sub>DD</sub> Voltage	10.8	13.2	V
V <sub>CC</sub> Voltage	4.5	5.5	V
V <sub>BB</sub> Voltage	-5.5	-4.5	V

#### **DC Electrical Characteristics**

Power Dissipation

 $T_A = 0^{\circ} C \text{ to } + 70^{\circ} C$ ,  $V_{DD} = +12 V \pm 10\%$ ,  $V_{CC} = +5 V \pm 10\%$ ,  $V_{BB}$  (Note 2) =  $-5 V \pm 10\%$ ,  $V_{SS} = 0 V$ , unless otherwise noted

1.25W

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
ILI	Input Load Current	$V_{IN}$ = 0V to $V_{IH}$ max, (All Inputs Except CE)		0.01	10	μΑ
I <sub>LC</sub>	Input Load Current	$V_{IN} = 0V$ to $V_{IHC}$ max		0.01	10	μΑ
lloi	Output Leakage Current Up For High Impedance State	CE = $V_{ILC}$ or $\overline{CS} = V_{IH}$ , $V_O = 0V$ to 5.25V		0.01	10	μΑ
I <sub>DD1</sub>	V <sub>DD</sub> Supply Current During CE "OFF"	CE = -1V to +6V, Note 4		110	300	μΑ
I <sub>DD2</sub>	V <sub>DD</sub> Supply Current During CE "ON"	$CE = V_{IHC}$ , $T_A = 25^{\circ}C$		20	40	mA
IDD AV1	Average V <sub>DD</sub> Current	$T_A = 25^{\circ}C$ Cycle Time = 400 ns, $t_{CE} = 230$ ns		35	60	mA
I <sub>DD AV2</sub>	Average V <sub>DD</sub> Current	Cycle Time = 1000 ns, $t_{CE}$ = 230 ns		15	30	mA
I <sub>CC1</sub>	V <sub>CC</sub> Supply Current During CE "OFF"	$CE = V_{ILC} \text{ or } \overline{CS} = V_{IH}, (Note 5)$		0.01	10	μΑ
I <sub>BB</sub>	V <sub>BB</sub> Supply Current Average			5	100	μΑ
VIL	Input Low Voltage	t <sub>T</sub> = 20 ns ( <i>Figure 4</i> )	-1.0		0.6	V
V <sub>IH</sub>	Input High Voltage		2.4		V <sub>cc</sub> +1	V
VILC	CE Input Low Voltage		-1.0		1.0	V
V <sub>IHC</sub>	CE Input High Voltage		V <sub>DD</sub> -1		V <sub>DD</sub> +1	V
VoL	Output Low Voltage	I <sub>OL</sub> = 2.0 mA	0.0		0.45	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -2.0 mA	2.4	1	Vcc	V

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: The only requirement for the sequence of applying voltage to the device is that V<sub>DD</sub>, V<sub>CC</sub>, and V<sub>SS</sub> should never be 0.3V more negative than V<sub>BB</sub>.

Note 3: Typical values are for  $T_A = 25^{\circ}$ C and nominal power supply voltages.

Note 4: The IDD and ICC currents flow to VSS. The IBB current is the sum of all leakage currents.

Note 5: During CE "ON" VCC supply current is dependent on output loading, VCC is connected to output buffer only.

# AC Electrical Characteristics $T_A = 0^{\circ}C$ to +70°C, $V_{DD} = 12V \pm 10\%$ , $V_{CC} = 5V \pm 10\%$ , $V_{BB} = -5V \pm 10\%$

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS			
READ, WRI	READ, WRITE, READ/MODIFY/WRITE, AND REFRESH CYCLE								
t <sub>REF</sub>	Time Between Refresh				2	ms			
t <sub>AC</sub>	Address to CE Set-Up Time	t <sub>AC</sub> is Measured From End of Address Transition	0			ns			
t <sub>AH</sub>	Address Hold Time		50			ns			
t <sub>CC</sub>	CE "OFF" Time		130			ns			
t <sub>T</sub>	CE Transition Time		10		40	ns			
t <sub>CF</sub>	CE "OFF" to Output High Impedance State		0			ns			
READ CYC	LE								
tcy	Cycle Time		400			ns			
t <sub>CE</sub>	CE "ON" Time		230		3000	ns			
tco	CE Output Delay	C <sub>LOAD</sub> = 50 pF, Load = 1 TTL Gate, Ref = 2.0V,		İ	180	ns			
tACC	Address to Output Access	$t_{ACC} = t_{AC} + t_{CO} + 1 t_{T}$			200	ns			
twL	CE to WE		0			ns			
twc	WE to CE "ON"		0			ns			


# **AC Electrical Characteristics** (Continued)

 $T_A = 0^{\circ} C$  to  $+70^{\circ} C$ ,  $V_{DD} = 12V \pm 10\%$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{BB} = -5\% \pm 10\%$ 


SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
WRITE CYC	CLE			L		
t <sub>CY</sub>	Cycle Time		400			ns
t <sub>CE</sub>	CE "ON" Time		230		3000	ns
tw	WE to CE "OFF"		150			ns
t <sub>CW</sub>	CE to WE	t <sub>T</sub> = 20 ns	100			ns
t <sub>D</sub>	D <sub>IN</sub> to CE Set-Up		150			ns
t <sub>DH</sub>	D <sub>IN</sub> Hold Time		0			ns
t <sub>WP</sub>	WE Pulse Width	-	50			ns

# **Switching Time Waveforms**

Read and Refresh Cycle 1



#### Write Cycle



Note 1: For refresh cycle, row and column addresses must be stable before  $t_{AC}$  and remain stable for entire  $t_{AH}$  period.

Note 2:  $V_{IL}$  max is the reference level for measuring timing of the address,  $\overline{CS}$  and  $D_{IN}$ .

Note 3:  $V_{IH}$  min is the reference level for measuring timing of the addresses,  $\overline{CS}$  and  $\overline{D}_{IN}$ 

Note 4: V<sub>SS</sub> + 2.0V is the reference level for measuring timing of CE.

Note 5: V<sub>DD</sub> - 2V is the reference level for measuring timing of CE.

Note 6:  $V_{SS}$  + 2.0V is the reference level for measuring the timing of  $D_{OUT}$  for a high output.

# **AC Electrical Characteristics (Continued)**


 $T_A$  = 0°C to +70°C,  $V_{DD}$  = 12V ±10%,  $V_{CC}$  = 5V ±10%,  $V_{BB}$  = -5% ±10%

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
READ/MOD	DIFY/WRITE CYCLE			<u> </u>		L
t <sub>RWC</sub>	Read Modify Write (RMW) Cycle Time		520			ns
t <sub>CRW</sub>	CE Width During RMW		350		3000	ns
twc	WE to CE "ON"		0			ns
t <sub>W</sub>	WE to CE "OFF"		150			ns
t <sub>WP</sub>	WE Pulse Width	$t_T = 20 \text{ ns, } C_{LOAD} = 50 \text{ pF, Load} = 1 \text{ TTL Gate,}$ $Ref = 2.0V, t_{ACC} = t_{AC} + t_{CO} + 1 t_T$	50			ns
t <sub>D</sub>	D <sub>IN</sub> to CE Set-Up	The property of the property o	150			ns
t <sub>DH</sub>	D <sub>IN</sub> Hold Time		0			ns
$t_{CO}$	CE to Output Delay				180	ns
two	WE to D <sub>OUT</sub> Invalid		0			l
tACC	Access Time				200	ns
CAPACITAN	NCE (Note 1)	T <sub>A</sub> = 25°C		<b></b>		1
CAD	Address Capacitance, CS	V <sub>IN</sub> = V <sub>SS</sub>		2		pF
$C_{CE}$	CE Capacitance	V <sub>IN</sub> = V <sub>SS</sub>		15		pF
C <sub>OUT</sub>	Data Output Capacitance	V <sub>OUT</sub> = 0V		5		рF
C <sub>IN</sub>	D <sub>IN</sub> and WE Capacitance	V <sub>IN</sub> = V <sub>SS</sub>		4		pF

Note 1: Capacitance measured with Boonton Meter or effective capacitance calculated from the equation  $C = I\Delta t/\Delta V$  with the current equal to a constant 20 mA.

# **Switching Time Waveforms** (Continued)

#### Read Modify Write Cycle



Note 1:  $\overline{\text{WE}}$  must be high until end of  $t_{\text{CO}}$  .

Note 2:  $V_{1L}$  max is the reference level for measuring timing of the address,  $\overline{CS}$ ,  $D_{1N}$  and  $\overline{WE}$ .

Note 3:  $V_{IH}$  min is the reference level for measuring timing of the address,  $\overline{CS}$ ,  $\overline{D}_{IN}$  and  $\overline{WE}$ .

Note 4: V<sub>SS</sub> + 2.0V is the reference level for measuring timing of CE.

Note 5: V<sub>DD</sub> ~ 2V is the reference level for measuring timing of CE.

Note 6:  $V_{SS}$  + 2.0V is the reference level for measuring the timing of  $\overline{D_{OUT}}$  for a high output.