# YM3014B

## Serial Input Floating D/A Converter (DAC-SS)

■ **OUTLINE**

YM3014B: DAC-SS (hereinafter referred to as DAC) is a floating D/A converter with serial input for single channel. It can generate analog output (dynamic range 16 bits) having 10-bit mantissa section and 3-bit exponent section on the basis of input digital signal.

■ **FEATURES**

- An external buffer operational amplifier is provided to obtain analog output easily.
- A wide dynamic range with 16 bits.
- Sample holding circuit is unnecessary.
- It is possible to reduce noise and the distortion rate of high harmonic and to obtain good temperature characteristics.
- It is produced by the monolithic process with high precision thin film resistance and CMOS and contained in a 8 pin plastic DIL package.

■ **TERMINAL DIAGRAM**

● YM3014B

| | | |
|---|---|---|
| $V_{DD}$ | 1 | 8 | MP |

```
V DD  [ 1        8 ] MP
To BUFF [ 2      7 ] R B
LOAD  [ 3        6 ] GND (Vss)
SD    [ 4        5 ] φ I CLOCK
```

(8pin DIP Top View)

● YM3014B-F

```
V DD    [ 1 O    16 ] MP
To BUFF [ 2      15 ] (NC)
(NC)    [ 3      14 ] R B
LOAD    [ 4      13 ] (NC)
(NC)    [ 5      12 ] GND(Vss)
(NC)    [ 6      11 ] (NC)
SD      [ 7      10 ] φ I CLOCK
(NC)    [ 8       9 ] (NC)
```

(16pin-SOP Top View)

───── YAMAHA CORPORATION ─────

| YM3014B CATALOG |
|---|
| CATALOG No.: LSI-2130143 |
| 1994. 3 |

■ 9945524 0002034 805 ■

## ● BLOCK DIAGRAM



## ● DESCRIPTION OF TERMINAL FUNCIOTNS

| PIN NO. 8DIP | PIN NO. 16SOP | SYMBOL NAME | FUNCTIONS |
|---|---|---|---|
| 1 | 1 | VDD | Reference power sourch on the high potential side. |
| 2 | 2 | To BUFF | Analog output from DAC is input into a buffer operational amplifier. |
| 3 | 4 | LOAD | Generates in ternal signal to latch the serial data by use of trailing edge. |
| 4 | 7 | SD | Serial input of the converted digital siganl. |
| 5 | 10 | CLOCK | Clock ($\phi 1$) to operate the shift register and timing generator. |
| 6 | 12 | VSS | Power source on the low potential side (GND). |
| 7 | 14 | RB | High precision 1/2 VDD voltage generated inside of the unit is obtained at this terminal. It is added to 8 pin through the buffer operational amplifier. |
| 8 | 16 | MP | Exponential analog value is obtained by S signal with reference to potential given to MP. Normally it is biased to 1/2VDD. |

■ ٩٩٤5524 0002035 741 ■

## ■ DESCRIPTION OF FUNCTIONS

### 1. Relationship between Digital Input Data and Analog Output Voltage

To perform one conversion at 16-bit time by YM3014B, the first 3-bit data among the 16-bit serial data is processed as invalid data in the DAC. The next 10 bit data ($D_0$ through $D_9$) is input into the 10-bit DAC section as the MSB data from the LSB to constitute the mantissa section of analog output. The remaining 3-bit data ($S_0$ through $S_2$) is input into the $2^{-N}$ analog shift section to constitute the exponent section of analog output.

For example, when the basic circuit is used, output voltage is as follows.

$$V_{OUT} = 1/2\ V_{DD} + 1/4\ V_{DD}\ (-1 + D_9 + D_8 2^{-1} + \cdots D_0 2^{-9} + 2^{-10})2^{-N}$$

$$N = S_2 2^2 + S_1 2^1 + S_0$$

$$S_2 = S_1 = S_0 = 0 : \text{not allowed.}$$

That is, it has the maximum aplitude of $\pm 1/4 V_{DD}$ and the minimum amplitude of $\pm 1/4 V_{DD}\ 2^{-16}$ with $1/2 V_{DD}$ potential in the center.

### 2. Operation in the DAC

Digital input data is taken into the shift register through SD terminal in synchronous with the clock rise. Latch signal is generated in the timing circuit by use of the trailing edge of LOAD. By this latch signal, the serial data of $D_0$ through $D_9$ and $S_0$ through $S_2$ is latched, which drives the 10-bit DAC section and the analog shift section, respectively, to start conversion.

Its analog output is obtained at the terminal "TO BUTT". It can be output through an adequate buffer operational amplifier.

### 3. Summary of Operation

● As shown in Fig. 3, Timing diagram, coincide the trailing edge of LOAD with the timing of the $S_2$ rear end of the SD signal. "H" time of LOAD requires more than one bit time.

● Conversion at the bit time other than 16 bits is possible by increasing or decreasing the invalid bit number part.

## ■ EXAMPLE OF BASIC CIRCUIT

## ● ELECTRICAL CHARACTERISTICS

### 1. Absolute Maximum Rating

| ITEM | RATING | UNIT |
|---|---|---|
| Supply voltage | $-0.3 \sim +15.0$ | V |
| High level input voltage | $V_{DD} + 0.3$ | V |
| Low level input voltage | $V_{SS} - 0.3$ | V |
| Ambient operating temperature | $0 \sim 70$ | °C |
| Storage temperature | $-50 \sim +125$ | °C |

### 2. Recommended Operation Conditions

| ITEM | SYMBOL | MIN. | STD. | MAX. | UNIT |
|---|---|---|---|---|---|
| Supply voltage | $V_{DD}$ | +4.75 | 5.0 | 10.0 | V |
|  | $V_{SS}$ | 0 | 0 | 0 | V |
| Input signal voltage | CLOCK<br>SD<br>LOAD | 0 | — | $V_{DD}$ | V |
| Ambient operation temperature | Ta | 0 | — | 70 | °C |

### 3. D.C. Characteristics

| ITEM | SYMBOL | MEASUREMENT CONDITIONS | MIN. | STD. | MAX. | UNIT |
|---|---|---|---|---|---|---|
| High level input voltage | $V_{IH}$ | $V_{DD} = 5.0V$ | 3.3 | — | — | V |
| Low level input voltage | $V_{IL}$ | $V_{DD} = 5.0V$ | — | — | 1.0 | V |
| Input current | $I_{IN}$ | $V_{DD} = 10.0V$ | — | — | $10^{-3}$ | $\mu A$ |
| Power current | $I_{DD}$ | $V_{DD} = 5.0V$ | — | — | 6 | mA |
| Input capacity | $C_{IN}$ |  | — | — | 5 | pF |

### 4. AC Characteristics

| ITEM | SYMBOL | CONDITIONS | MIN. | STD. | MAX. | UNIT |
|---|---|---|---|---|---|---|
| ● Clock<br>　Frequency | fc |  | 0.65 | 2.0 | 3.2 | MHz |
| 　High level time | tON |  | 100 |  |  | ns |
| 　Rise time | tr |  |  |  | 50 | ns |
| 　Breaking time | tf |  |  |  | 50 | ns |
| ● Data<br>　Set-up time | tDS | SD<br>LOAD | 100 |  |  |  |
| 　Rise time | tr |  |  |  | 50 | ns |
| 　Breaking time | tf |  |  |  | 50 | ns |

■ 9945524 0002037 514 ■

## 5. DAC Characteristics

| ITEM | SYMBOL | CONDITIONS | MIN. | STD. | MAX. | UNIT |
|---|---|---|---|---|---|---|
| Max. output amplitude | VOUT | | | 1/2 VDD | | V |
| Resolution | | | | 16 | | Bit |
| Settling time | ts | | | 2.0 | 4.0 | $\mu$s |
| Total distortion rate of high harmonic | THD1 | VDD = 5V, 110Hz level      0 dB | | 0.05 | 0.2 | % |
| | THD6 | − 36dB | | | 0.2 | % |
| Noise | | | | − 92 | − 80 | dBm |
| Temperature characteristics | | Out put voltage Total distortion rate of high hermonic | | 5 | | ppm/°C |

## 6. Timind Diagram



Fig. 1  Data timing



Fig. 2  Input data clock timing



Fig. 3  YM3014B timing

## ● OUTER DIMENSION DRAWING

YM3014B



YM3014B-F



(UNIT) : mm

(lead thickness)
:0.15±0.10

(UNIT) : mm

The specifications of this product are subject to improvement changes without prior notice.

■ 9945524 0002039 397 ■

46786