

MEMORY COMPONENTS

1K x 8-Bit Static RAM

MK4118A/MK4801A(P/J/N) Series


FEATURES

- □ Static operation
- ☐ Organization: 1K x 8 bit RAM JEDEC pinout
- ☐ High performance
- ☐ Pin compatible with Mostek's BYTEWYDE™ memory family
- ☐ 24/28 pin ROM/PROM compatible pin configuration
- □ CE and OE functions facilitate bus control

DESCRIPTION

The MK4118A uses Mostek's advanced circuit design techniques to package 8,192 bits of static RAM on a single chip. Static operation is achieved with high performance and low power dissipation by utilizing Address Activated™ circuit design techniques

Figure 1



TRUTH TARLE


INOIII	IADLL			
CE	ŌĒ	WE	Mode	DQ
V _{IH}	Х	×	Deselect	High Z
V _{IL}	Х	V _{IL}	Write	D _{IN}
V _{IL}	V _{IL}	V _{IH}	Read	D _{OUT}
V _{IL}	V _{IH}	V _{IH}	Read	High Z
Y = Don	t Care			

□ MKB version screened to MIL-STD-883

Part No.	Access Time	R/W Cycle Time			
MK4118A-1	120 nsec	120 nsec			
MK4118A-2	150 nsec	150 nsec			
MK4118A-3	200 nsec	200 nsec			
MK4118A-4	250 nsec	250 nsec			

The MK4118A excels in high speed memory applications where the organization requires relatively shallow depth with a wide word format. The MK4118A presents to the user a high density cost effective N-MOS memory with the performance characteristics necessary for today's microprocessor applications.

PIN CONNECTIONS Figure 2



PIN NAMES

A _O -A ₉	Address Inputs	WE	Write Enable
CE	Chip Enable	OE	Output Enable
V _{SS}	Ground	NC	No Connection
V _{CC}	Power (+5V)	DO ₀ -DO ₇	Data In/Data Out
		1	

ABSOLUTE MAXIMUM RATINGS*

ABSOLUTE MAXIMUM NATINGO	
Voltage on any pin relative to V _{SS}	5 V to +7.0 V
Operating Temperature T _A (Ambient)	0°C to +70°C
Storage Temperature (Ambient)(Ceramic)	65°C to +150°C
Storage Temperature (Ambient)(Plastic)	
Power Dissipation	
	20 mA

^{*}Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS7

 $(0^{\circ}C \leq T_A \leq +70^{\circ}C)$

SYM	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
V _{cc}	Supply Voltage	4.75	5.0	5.25	V	1
V _{SS}	Supply Voltage	0	0	0	٧	1
V _{IH}	Logic "1" Voltage All Inputs	2.2		7.0	V	1
V _{IL}	Logic "O" Voltage All Inputs	-0.3		.8	V	1, 9

DC ELECTRICAL CHARACTERISTICS¹,⁷


(0°C \leq T_A \leq +70°C) (V_{CC} = 5.0 V \pm 5%)

SYM	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
I _{CC1}	Average V _{CC} Power Supply Current		50	80	mA	8
I _{IL}	Input Leakage Current (Any Input)	-10		10	μΑ	2
I _{OL}	Output Leakage Current	-10		10	μΑ	2
V _{OH}	Output Logic "1" Voltage I _{OUT} = 1 mA	2.4			V	
V _{OL}	Output Logic "0" Voltage I _{OUT} = 4 mA			0.4	V	


CAPACITANCE¹,7

(0°C \leq T $_{A}$ \leq +70°C) (V $_{CC}$ = +5.0 V \pm 5%)

SYM	PARAMETER	TYP	MAX	NOTES	
C _I	All pins (except D/Q)	4 pF	6 pF		
C _{D/Q}	D/Q pins	10 pF	12 pF	6	




TIMING DIAGRAM Figure 5



		-1		-2		-3		-4			
SYM	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
t _{RC}	Read Cycle Time	120		150		200		250		ns	
t _{AA}	Address Access Time		120		150		200		250	ns	5
t _{CEA}	Chip Enable Access Time		60		75		100		125	ns	5
t _{CEZ}	Chip Enable Data Off Time	5	30	5	35	5	40	5	45	ns	
t _{OEA}	Output Enable Access Time		60		75		100		125	ns	5
t _{OEZ}	Output Enable Data Off Time	5	30	5	35	5	40	5	45	ns	
t _{AZ}	Address Data Off Time	10		10		10		10		ns	
t _{WC}	Write Cycle Time	120		150		200		250		ns	
t _{AS}	Address Setup Time	0		0		0		0		ns	see text
t _{AH}	Address Hold Time	40		50		65		80		ns	see text
t _{DSW}	Data To Write Setup Time	10		10		15		20		ns	
t _{DHW}	Data From Write Hold Time	10		10		10		10		ns	
t _{WD}	Write Pulse Duration	45		50		60		70		ns	see text
t _{WEZ}	Write Enable Data Off Time	5	30	5	35	5	40	5	45	ns	
t _{WPL}	Write Pulse Lead Time	75		90		130		170		ns	

NOTES:

- All voltages referenced to VSS Measured with .4 \leq V_I \leq 5.0 V, outputs deselected and V_{CC} = 5 V 2
- AC measurements assume Transition Time = 5 ns, levels V_{SS} to 3.0 V
- Input and output timing reference levels are at 1.5 V
- Measured with a load as shown in Figure 3.
- Output buffer is deselected.
- A minimum of 2ms time delay is required after application of V_{CC} (+5 V) before proper device operation can be achieved.
- ICC measured with outputs open.
- Negative undershoots to a minimum of -1.5 V are allowed with a maximum of 50 ns pulse width.



The MK4118A features a fast $\overline{\text{CE}}$ (50% of Address Access) function to permit memory expansion without impacting system access time. A fast $\overline{\text{OE}}$ (50% of access time) is included to permit data interleaving for enhanced system performance.

The MK4118A is pin compatible with Mostek's BYTEWYDE™ memory family of RAMs, ROMs and EPROMs. Mostek also offers a higher performance version of the MK4118A designated the MK4801A.

OPERATION

Read Mode

The MK4118A is in the READ MODE whenever the Write Enable Control input (WE) is in the high state.

In the READ mode of operation, the MK4118A provides a fast address ripple-through access of data from 8 of 8192 locations in the static storage array. Thus, the unique address specified by the 10 Address Inputs (An) define which 1 of 1024 bytes of data is to be accessed.

A transition on any of the 10 address inputs will disable the 8 Data Output Drivers after t_{AZ} . Valid Data will be available to the 8 Data Output Drivers within t_{AA} after the last address input signal is stable, providing that the \overline{CE} and \overline{OE} access times are satisfied. If \overline{CE} or \overline{OE} access times are not met, data access will be measured from the limiting parameter

 $(t_{CEA} \text{ or } t_{OEA})$ rather than the address. The state of the 8 data I/O signals is controlled by the Chip Enable (\overline{CE}) and Output Enable (\overline{OE}) control signals.

Write Mode

The MK4118A is in the Write Mode whenever the Write Enable $(\overline{\text{VE}})$ and Chip Enable $(\overline{\text{CE}})$ control inputs are in the low state.

The WRITE cycle is initiated by the \overline{WE} pulse going low provided that \overline{CE} is also low. The leading edge of the \overline{WE} pulse is used to latch the status of the address bus.

NOTE: In a write cycle the latter occurring edge of either \overline{WE} or \overline{CE} will determine the start of the write cycle. Therefore, $t_{AS'}$, t_{WD} and t_{AH} are referenced to the latter occurring edge of \overline{CE} or \overline{WE} . Addresses are latched at this time. All write cycles whether initiated by \overline{CE} or \overline{WE} must be terminated by the rising edge of \overline{WE} . If the output bus has been enabled (\overline{CE} and \overline{OE} low) then \overline{WE} will cause the output to go to the high Z state in $t_{WEZ'}$.

Data In must be valid t_{DSW} prior to the low to high transition of WE. The Data In lines must remain stable for t_{DHW} after WE goes inactive. The write control of the MK4118A disables the data out buffers during the write cycle; however, OE should be used to disable the data out buffers to prevent bus contention between the input data and data that would be output upon completion of the write cycle.

