# Am9101 Family

256 x 4 Static RAM

Am9101 Family

#### **DISTINCTIVE CHARACTERISTICS**

- Low operating power 125 mW typ.; 290 mW maximum - standard power
  - 100 mW typ.; 175 mW maximum low power
- Logic voltage levels identical to TTL

- High output drive two full TTL loads
- High noise immunity full 400 mV
- Two chip enable inputs
- Output disable control


#### **GENERAL DESCRIPTION**

The Am9101/Am91L01 series of devices are high-performance, low-power, 1024-bit, Static, Read/Write Random Access Memories. They offer a wide range of access times including versions as fast as 200 ns. Each memory is implemented as 256 words by 4 bits per word. This organization permits efficient design of small memory systems and allows finer resolution of incremental memory

These memories may be operated in a DC standby mode for reductions of as much as 84% of the normal power dissipation. Data can be retained with a power supply as low as 1.5 volts. The low power Am91L01 series offer reduced power dissipation during normal operating conditions and even lower dissipation in the standby mode.


The Chip Enable input control signals act as high order address lines and they control the write amplifier and the output buffers. The Output Disable signal provides independent control over the output state of enabled chips.

These devices are fully static and no refresh operations, sense amplifiers or clocks are required. Input and output signal levels are identical to TTL specifications, providing simplified interfacing and high noise immunity. The outputs will drive two full TTL loads for increased fan-out and better bus interfacing capability.




4-164

# CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

#### **METALLIZATION AND PAD LAYOUT**



Die Size 0.132" x 0.131"

#### **ORDERING INFORMATION (Cont'd.)**

#### Standard Products


AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: **A. Device Number** 

: A. Device Number

B. Speed Option (if applicable)

C. Package Type

D. Temperature Range



Valid Combinations				
AM9101A				
ÁM9101B				
AM9101C	PC, PCB,			
√ AM9101D	DC, DCB			
AM91L01A				
AM91L01B	$\neg$			
- Am91L01C				

#### **Valid Combinations**


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

#### ORDERING INFORMATION

#### **CPL Products**

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for CPL products is formed by a combination of: A. Device Number

- B. Speed Option (if applicable)
- C. Package Type
- D. Temperature Range
- E. CPL Status



Valid	Valid Combinations				
AM9101A					
AM9101B					
AM9101C	/DMC				
AM91L01A	751110				
AM91L01B					
AM91L01C					

#### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

#### ORDERING INFORMATION

#### **Commodity Products**

AMD commodity products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Temperature Range

- B. Package Type
- C. Device Number
- D. Speed Option



# Valid Combinations P, C 2101 -1, A-4, A, A-2

#### **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

#### PIN DESCRIPTION

## A<sub>0</sub> - A<sub>7</sub> Addresses (Input)

The 8-bit field presented at the address inputs selects one of the 256 memory locations to be read from — or written into — via the Data Input/Output lines.

#### Di<sub>1</sub> - Di<sub>4</sub> Data In Lines (Input)

The inputs whose states represent the data to be stored in memory.

#### DO<sub>1</sub> - DO<sub>4</sub> Data In Lines (Output)

The outputs whose states represent the data to be stored in memory.

#### CE1, CE2 Chip Enable Signals (Input)

Read and Write cycles can be executed only when CE1 is LOW and CE2 is HIGH.

#### WE Write Enable (Input, Active LOW)

Data is written into the memory if  $\overline{WE}$  is LOW and read from the memory if  $\overline{WE}$  is HIGH.

#### OD Output Disable (Input)

Read cycles can be executed only when OD is LOW.

#### **FUNCTIONAL DESCRIPTION**

#### **Applications**

Refer to Figure 1 for Memory System information.




Figure 1. Memory System 768 Words by 12 Bits Per Word

#### ABSOLUTE MAXIMUM RATINGS (Note 1)

Storage Temperature	65 to +150°C
Ambient Temperature with	
Power Applied	55 to +125°C
Supply Voltage	0.5 V to +7.0 V
DC Voltage Applied to Outputs	0.5 V to +7.0 V
DC Layout Voltage	0.5 V to +7.0 V
Power Description	1.0 W
DC Output Current	20 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

#### **OPERATING RANGES** (Note 2)

Commercial (C) Devices	
Temperature	0 to +70°C
Supply Voltage	+ 4.75 V to +5.25 V
Military (M) Devices*	
Temperature	55 to +125°C
	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

\*Military product 100% tested at T<sub>C</sub> = +25°C, +125°C, and -55°C.

#### DC CHARACTERISTICS over operating range unless otherwise specified\*

_					Am9101/ Am91L01		Am2101		
Parameter Symbol	Parameter Description	-	Test Conditio	ns	Min.	Max.	Min.	Max.	Units
	0.4	V	I <sub>OH</sub> = -200 µ	A	2.4				V
VOH	Output HIGH Voltage	V <sub>CC</sub> = Min.	l <sub>OH</sub> = -150 μA				2.2		Ľ
	Outside LOVAL Visitions	Vec - Min	Voc. = Min			0.4			v
VOL	Output LOW Voltage	V <sub>CC</sub> = Min.	I <sub>OL</sub> = 2.0 mA					0.45	
ViH	Input HIGH Voltage				2.0	Vcc	2.0	Vcc	V
V <sub>IL</sub>	Input LOW Voltage				-0.5	0.8	-0.5	0.65	٧
ILI	Input Load Current	V <sub>CC</sub> = Max., 0 ≤	V <sub>IN</sub> ≤ V <sub>CC</sub>			10		10	μA
			Vo = Vcc	C devices		5.0		15	
ILO	Output Leakage Current	VCE = VIH	V <sub>O</sub> = 0.4 V	M devices		10			μΑ
					T	-10		-50	
			T <sub>A</sub> = 25°C (Note 3)	Am9101A/B	T	50			
				Am9101/C/D/E		55			
				Am91L01A/B		31			
				Am91L01C/D/E		34			]
			ŀ	Am2101				60	1
				Am9101A/B	T	55			]
		Data Out Open	TA = 0°C	Am9101C/D/E		60			]
ICC1	Power Supply Center	V <sub>CC</sub> = Max.	(C devices only)	Am91L01A/B		33			] m.
,		V <sub>IN</sub> = V <sub>CC</sub>		Am91L01C/D/E		36			1
		ļ		Am2101				70	1
				Am9101A/B		60			-
			T <sub>A</sub> = -55°C	Am9101C/D/E	1	65			
			(M devices only)	Am91L01A/B	T	37			
				Am91L01C/D/E	1	40			
			Am2101						
CiN	Input Capacitance	T <sub>A</sub> = 25°C, f = 1	MHz, V <sub>IN</sub> = 0 V	(Note 3)	T	9		9	
C <sub>0</sub>	Output Capacitance	T <sub>A</sub> = 25°C, f = 1	MHz, Vo = 0 V	(Note 3)		12		12	ρf

Notes: 1. Absolute maximum ratings are intended for user guidelines and are not tested.

Absolute maximum ratings are intended for user guidelines and are not tested.
 For test and correlation purposes, ambient temperature is defined as the stabilized case temperature.
 Guaranteed by characterization data. Data will be updated upon any process or design change which affects this parameter.
 Test conditions assume signal transition times of 10 ns or less. Cutput load equals 1 TTL gate + 100 pF. Input signal timing reference level = 1.5 V, with input pulse levels of 0 to 3.0 V. Data output timing reference levels = 0.8 and 2.0 V.
 Both CE1 and CE2 must be true to enable the chip.

\*See the last page of this spec for Group A Subgroup Testing information.

# STANDBY OPERATING CONDITIONS over temperature range unless otherwise specified


Parameter Symbol	Parameter Description		Test Conditions				Max.	Units												
V <sub>PD</sub>	V <sub>CC</sub> in Standby Mode				1.5															
			V <sub>PD</sub> = 1.5 V	Am91L01		11	25													
		$T_A = 0$ °C All inputs = V <sub>PD</sub> $V_{PD} = 2.0 \text{ V}$	VPD = 1.5 V	Am9101		13	31	۱												
			All Inputs = V <sub>PD</sub>	V 00 V	Am91L01		13	31	mA											
la-	IPD ICC in Standby Mode		VPD = 2.0 V	Am9101		17	41	1												
IPD	IPD ICC III Starioby Mode	1 33	V <sub>PD</sub> = 1.5 V	Am91L01		11	28													
		T <sub>A</sub> = -55°C All Inputs = V <sub>PD</sub>											T <sub>A</sub> = -55°C All Inputs = V <sub>PD</sub>	T <sub>A</sub> = -55°C	T <sub>A</sub> = -55°C	Am9101		13	34	1
															Am91L01		13	34	mA	
		V <sub>PD</sub> = 2.0 V	Am9101		17	46														
dv/dt	Rate of Change of V <sub>CC</sub>						1.0	V/µs												
tR	Standby Recovery Time				tRC			ns												
tCP	Chip Deselect Time				0			ns												
V <sub>CES</sub>	CE Bias in Standby				V <sub>PD</sub>			Volts												

#### **Power-Down Standby Operation**

The Am9101/AM91L01 Family is designed to maintain storage in a standby mode. The standby mode is entered by lowering  $V_{\rm CC}$  to around 1.5 – 2.0 volts (see table and graph). When the voltage to the device is reduced, the storage cells are isolated from the data lines, so their contents will not change. The standby mode may be used by a battery operated

backup power supply system, or, in a large system, memory pages not being accessed can be placed in standby to save power. A standby recovery time must elapse following restoration of normal power before the memory may be accessed.

To ensure that the output of the device is in a high-impedance OFF state during standby, the chip select should be held at  $V_{IH}$  or  $V_{CES}$  during the entire standby cycle.




# SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Note 4)\*

	Parameter	eter Parameter Am2101 A		Am2	Am2101-2		Am2101-1		
No.	Symbol	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
1	tRC	Read Cycle Time	1000		650		500		ns
2	t <sub>A</sub>	Access Time		1000		650		500	ns
3	tco	Chip Enable to Output ON Delay (Note 5)		800		400		350	
4	top	Output Disable to Output ON Delay		700		350	├	300	ns
5	tон	Previous Read Data Valid with Respect to Address Change	0		0		0	300	ns
6	tDF1	Output Disable to Output OFF Delay (Note 3)	0	200	0	150	0	150	ns
7	t <sub>DF2</sub>	Chip Enable to Output OFF Delay (Note 3)	0	200	0	150	0	150	ns
8	twc	Write Cycle Time	1000		650		500	130	
9	taw	Address Set-up Time	150		150		100		ns
10	twp	Write Pulse Width	750		400		300		ns
11	tcw	Chip Enable Set-up Time (Note 5)	900		550		400		ns
12	twn	Address Hold Time	50		50				ns
13	tpw	Input Data Set-up Time	700		400		50		ns
14	t <sub>DH</sub>	Input Data Hold Time	100	<del></del>			280		ns
	-50	mpar bata riola timo	100		100		100		ns

	Parameter	Parameter	Am9101A Am91L01A		Am9101B Am91L01B		Am9101C Am91L01C		Am9101D			
No.	Symbol	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units	
1	tRC	Read Cycle Time	500	<b> </b>	400		300		250		ns	
2	t <sub>A</sub>	Access Time	T -	500	†	400		300		250	ns	
3	tco	Chip Enable to Output ON Delay (Note 5)		200		175	<u> </u>	150		125	ns	
4	top	Output Disable to Output ON Delay		175		150		125		100	ns	
5	tон	Previous Read Data Valid with Respect to Address Change	40		40		40		30	100	ns	
6	t <sub>DF1</sub>	Output Disable to Output OFF Delay	5.0	125	5.0	100	5.0	100	5.0	75		
7	t <sub>DF2</sub>	Chip Enable to Output OFF Delay	10	125	10	125	10	100	10	100	ns	
8	twc	Write Cycle Time	500		400	1.20	300	-100	250	100	ns	
9	t <sub>AW</sub>	Address Set-up Time	20	-	20		20		20		ns	
10	twp	Write Pulse Width	225	_	200		175		150		ns	
11	tcw	Chip Enable Set-up Time (Note 5)	175		150		125		100		ns	
12	twn	Address Hold Time	0		0		0		0	-	ns	
13	tow	Input Data Set-up Time	150		125	-	100				ns	
14	t <sub>DH</sub>	Input Data Hold Time	15		15		15		85 15		ns ns	

See notes following DC Characteristics table.

<sup>\*</sup>See the last page of this spec for Group A Subgroup Testing information.



# GROUP A SUBGROUP TESTING

## DC CHARACTERISTICS

Parameter Symbol	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
ViH	1, 2, 3
VĮL	1, 2, 3
JLI	1, 2, 3
lo	1, 2, 3
loc <sub>1</sub>	1, 2, 3
V <sub>PD</sub>	1, 2, 3
i <sub>PD</sub>	1, 2, 3

# SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups
1	tRC	7, 8, 9, 10, 11
2	tA	7, 8, 9, 10, 11
3	tco	7, 8, 9, 10, 11
4	top	7, 8, 9, 10, 11
5	tон	7, 8, 9, 10, 11
8	twc	7, 8, 9, 10, 11
9	taw	7, 8, 9, 10, 11
10	twp	7, 8, 9, 10, 11
11	tcw	7, 8, 9, 10, 11
12	twn	7, 8, 9, 10, 11
13	tDW	7, 8, 9, 10, 11
14	t <sub>DH</sub>	7, 8, 9, 10, 11

#### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.