


CLOCK




The basic frequency of the sync generator is a 12.096 MHz clock, generated by crystal Y1. The output of the oscillator, viewed with an oscilloscope, is a signal with a period of 83 nanoseconds.

The oscillator frequency is divided down by binary counters C9, C8, and B8. These provide various horizontal synchronization frequencies (1H thru 256H). The final output of the horizontal counting chain is 256H. This signal is, in effect, a division of the oscillator frequency by 768, or 15.75 Hz. The period of 256H is about 63.5 microseconds. The 256H signal, as well as other horizontal signals, are used to generate H BLANK and H SYNC timing pulses.


The 256H signal is used to generate vertical sync signals 1V thru 128V. The 128V signal is, in effect, a division of the 256H frequency by 262. This results in the final output from the counters of 60 Hz (16.6 milliseconds). The various vertical sync signals address sync PROM N4 whose data is latched at the output of P4.

The end result of the horizontal and vertical timing waveform is to synchronize the TV monitor display. This display consists of 262 horizontal lines per frame; only 240 lines are visible, since the last 22 lines occur during vertical blanking. Each line is equivalent to 768 clock pulses. Each frame is repeated 60 times per second, providing the necessary frequency of display refresh for a stable, non-flickering display.

VERTICAL SYNC





POWER INPUT



ROM/PROM MEMORY


Your Atari Soccer game PCB may contain one of several possible program memory chips sets. The -01 version of the PCB contains 16 PROMs for the memory.

The -02 version contains 4 ROM chips for the memory. A third possibility would be a mixture of ROMs and PROMs. For information regarding which ROMs are equivalent to which PROMs, see the Illustrated Parts Catalog chapter of the game manual.




MICROPROCESSOR






HORIZONTAL SYNC

















WATCHDOG and POWER RESET




FROM Sheet 2, Side B



FROM Sheet 2, Side B



ADDRESS DECODER



The address decoder receives addresses from the microprocessor, decodes the addresses, and turns on the required circuitry for carrying out the instruction for that address. The address map below is for the Atari Soccer game. This map provides the necessary information for operating the circuitry with the Atari Automatic ROM/RAM Tester. Before connecting the Tester to the following:



1. Remove the microprocessor.
2. Short pin 37 to 39 of microprocessor socket C2/3.
3. Ground pin 18 of edge-connector J20.

The ones and zeros in the ADDRESS column of the address map indicate the address necessary for information to be passed to and from the microprocessor. A 0 indicates that the address line is low, and a 1 indicates the line is high. Blank spaces indicate that it doesn't matter whether the address line is low or high. An A indicates that the address line is used as part of the functional address for that particular peripheral access. In the DATA column, a D indicates that the data line is used to transfer information.

HEXADECIMAL	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0	R/W	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
0000-01FF	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	D	D	D	D	D	D	D	D	WORKING RAM	
0200-03FF	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	D	D	D	D	D	D	D	D	ALPHA NUMERICS	
0800-0BFF	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	D	D	D	D	D	D	D	D	PLAYFIELD OBJECTS	
0BC0-0BFF	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	D	D	D	D	D	D	D	D	MOTION OBJECTS	
0D00-0BFF	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	D	D	D	D	D	D	D	D	SCROLLFIELD OFFSET LATCH (OUT1)	
0E01-0BFF	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	D	D	D	D	D	D	D	D	CONTROL SIGNAL FOR TRACKBALL LD1	
0E02-0BFF	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	D	D	D	D	D	D	D	D	COIN COUNTER 1, CENTER, RIGHT	
1000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	W	D	D	D	D	D	D	D	SCROLLFIELD OFFSET LATCH (OUT1)	
1001	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	W	D	D	D	D	D	D	D	COIN COUNTER 1, CENTER, RIGHT	
1002	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	W	D	D	D	D	D	D	D	COIN COUNTER 1, CENTER, RIGHT	
1003	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	W	D	D	D	D	D	D	D	COIN COUNTER 1, CENTER, RIGHT	
1004	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	W	D	D	D	D	D	D	D	COIN COUNTER 1, CENTER, RIGHT	
1005	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	W	D	D	D	D	D	D	D	COIN COUNTER 1, CENTER, RIGHT	
1800	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	R	D	D	D	D	D	D	D	D	D
1801	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	R	D	D	D	D	D	D	D	D	D
1802	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	R	D	D	D	D	D	D	D	D	D
1803	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	R	D	D	D	D	D	D	D	D	D
2000-3FFF	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	R	D	D	D	D	D	D	D	D	D

RAM

The RAM is shared by the microprocessor and the alphanumeric generator. When B02 is high, the RAM is addressed by the microprocessor. When low, it is addressed by various horizontal and vertical sync signals. This arrangement makes it possible for the microprocessor to write data into or read data out of the RAM when B02 is high. When B02 is low, data is read out of the RAM by the alphanumeric generator.



NOTICE TO ALL PERSONS RECEIVING THIS DRAWING
CONTAINING TRADE SECRETS: It is illegal to copy or disclose the
contents of this drawing or any design or technical information shown
therein. It is illegal to import, export, or transport this drawing or any
copy thereof without the express written consent of Atari, Inc.
Atari, Inc. reserves all rights in this drawing. No part of this drawing
may be reproduced in whole or in part without the express written
consent of Atari, Inc. All rights reserved. © 1979 Atari, Inc.



Sheet 1, Side B

SOCCER

<h4