

W RESET

DACX8\*\_\_\_II

DACX9\* 12 2

R123

DACY2\*

DACY3\* 6 DACY4\*\_\_\_

DACY5+ B

DACY6\* 9 5

DACYT\* 10

DACYB+\_\_\_\_

DACY9\* 12

DACYIO\* 13

C103


SCALE3 -

SCALE2 -

SCALEI

SCALEO -

R73




Audio inputs AUDIO 1 and AUDIO 2

receive out of phase signals for push-pull

operation. AUDIO DISABLE is perma-

PART OF REGULATOR/AUDIO PCB

AUDIO AMPLIFIER IS PART OF REGULATOR/AUDIO



100pf

>R115

From the current-to-voltage converters, the signal is fed to two sample-and-hold circuits: One is non-inverted and the other is inverted. The non-inverted sample and hold consists of one stage of analog switch D12 and capacitor C98 for the X axis, and B12 and C106 for the Y axis. The inverting sample and hold consists of inverter E12, one stage of analog switch D12, and capacitor C119 for the X axis and B/C12, B12 and C118 for the Y

The sample and hold circuits are controlled by SHCON (sample and hold control) SHCON is derived by gating 3 MHz from the microcomputer clock circuitry and VGCK\* from the vector generator's state generator. The result of these inputs insures that the non-inverted and inverted analog signals that are applied to the analog switches have sufficiently stabilized before being applied to the sample and hold capacitors.

The output swing of SHCON is -8 to +8 VDC. When SHCON is high, the voltage charges or discharges the sample-and-hold capacitors to the X and Y analog voltage value. The voltages are then applied to the inputs of the second analog switch. These switches select either the non-inverted or inverted X-axis and Y-axis outputs. The outputs are then amplified by the second stages of C12 and A12 for an impedance-matched output to the X and Y inputs to the monitor. Since the monitor doesn't have field-adjustable X and Y gains, the gains are adjustable by variable resistors R120 and R126.

## Z Output


The Z axis video output receives six inputs. BVLD (beam valid), from the output of the vector generator's position counters, tells the Z axis to draw the line. BLANK (vector line blank), from the vector generator's state machine, tells the Z axis to stop drawing a line. SCALE0 thru SCALE3 (grey level shading scale), from the output of the vector generator's data latch, tells the Z axis the grey level shading of the line that is being drawn on the

When BVLD and BLANK are both high, a high is clocked through shift register K9 that turns transistor Q3 off. This allows the scale inputs to be passed through transistor Q2. When BLANK goes low, a low is clocked through K9, transistor Q3 turns on, and the signal is grounded at the base of transistor Q2.

The scale inputs at the base of transistor Q1 determine Q1's emitter voltage, during the line draw period. The SCALE0 thru SCALE3 resistors R36 thru R39, resistor R35, and resistor R40 result in a range of about + 1.0 VDC when all are low and + 4.0 VDC when all are high. The emitter of Q1 follows at about +1.7 to 4.7 VDC, while the emitter of transistor Q2 follows at about + 1.0 to 4.0 VDC. This output is applied to the Z input of the monitor. Since there are brightness and contrast controls in the monitor, there are no adjustments in this circuit.

## Sheet 2, Side B **COCKTAIL ASTEROIDS**

Switch Inputs, Coin Counter, **LED and Audio Outputs** Section of 034986-XX





W A Warner Communications Company

© 1979 Atari, Inc.

Sheet 2, Side B