


**IRQH (Hardware Interrupt)** - Signal that disables the DRAM Address Controller from putting out a high MADSEL signal.

### 3rd Color Bit Select



**EXTEND (Clock Extend)** - Microprocessor-generated signal that, when high, delays the φ0 clock input (holds φ0 high) to the microprocessor while the microprocessor accesses the 3rd-color bit region of the DRAM.

### DRAM Address Selector

**SYNC** - Signal generated directly from the microprocessor that occurs at the beginning of an instruction read cycle and lasts one cycle of microprocessor φ2 clock. Five φ0 cycles later, MADSEL goes high.

**MADSEL (Multiplexed Address Select)** - Microprocessor-generated signal that, when high, enables the microprocessor to write or read 2- or 3-color bit data into or out of the DRAM. MADSEL and MUSHROOM together select the address inputs, the data inputs and the actual DRAM chips to be written to or read from. MADSEL also, along with high MUSHROOM and φX enables the latching of 2-color bit data in the Microprocessor Data Input Interface circuit. See tables in DRAM Write Enable and DRAM Data Input Selector circuits.

MUSHROOM

MUSHROOM

**BR/W (Buffered Read/Write)** - Microprocessor-generated signal that, when high (see WPX), enables the DRAM Write Enable Circuit to output high write pulses WPX to the DRAM. When high, along with a high MADSELDEL enables picture data to be read from Microprocessor Data Input Interface on data lines D5, D6 and D7.

**MUSHROOM (Not an acronym)** - Microprocessor-generated signal that, when high, enables the microprocessor to write or read the 3-color bit data into the DRAM. MUSHROOM and MADSEL together select the address inputs, the data inputs and the actual DRAM chips to be written to or be read from. See tables in DRAM Write Enable and DRAM Data Input Selector circuits.

**CAS (Column Address Strobe)** - Sync-generated strobe that, along with RAS and DEADSEL, sets up the address input to the DRAM. RAS sets up the seven row-address bits and latches the bit inputs for the DRAM row address. CAS sets up the seven column-address bits and latches the bit inputs for the DRAM column address. DEADSEL selects the origin of the seven address-bit inputs.

**DEADSEL (Address Select)** - Sync-generated strobe that, along with RAS and CAS, sets up the address input of the DRAM. RAS strobes the DRAM to latch the row-address inputs. CAS strobes the DRAM to latch the column-address inputs. When high, DEADSEL selects the row-address inputs. When low, DEADSEL selects the column-address inputs.

FROM SYNC CIRCUIT

RAS

CAS

### DRAM Address Controller

**MADx (Multiplexed Address)** - Address lines from microprocessor selected by MADSEL signal. When MADSEL is low, the MADx signals address the working RAM section of the DRAM with address lines BA0 thru BA13. When MADSEL is high, the MADx signals address the 2- or 3-color bit region of the DRAM.

**3COLSEL (Three Color Select)** - Sync-generated signal that switches the address of the DRAM from the 2-color bit region to the 3rd-color bit region of the DRAM during the last 32 scan lines (cities area) of the video display.

MADSEL

MUSHROOM

MADSEL

MUSHROOM