



The game option switches are read by the MPU when OPTS (option switch enable) is low. Switch toggles to be read are selected by AB0 and AB1 from the MPU. Switch toggles 1, 3, 6, and 7 are read on data line DB0 and toggles 2, 4, 6 and 8 are read on DB1. Toggle inputs are "on" when pulled to ground.


### OPTIONS INPUT CIRCUITY




The clock circuit consists of crystal Y1 and associated inverters and counters C4 and B4. Counters C4 and B4 count the crystal frequency down to the frequencies necessary for the Lunar Lander game.



NOTE: DO NOT USE SPLIT PADS ON PCB FOR TROUBLESHOOTING PURPOSES




NOTE: THE MPU IN THIS GAME OPERATES AT A FREQUENCY OF 1.5 MHZ. THEREFORE THE MPU CHIP MUST BE 6502A. THE 6502'S MAXIMUM FREQUENCY IS 1 MHZ AND IS NOT COMPATIBLE WITH THIS GAME.



The address decoder performs the function of turning on or off the appropriate circuitry at the critical time, so that information can be transferred back and forth between the game circuitry and the MPU. The memory map below is for the Lunar Lander game.

If you are going to use the Automatic RAM/ROM Tester, please remember to remove MPU C3 and ground the WDOG DISABLE test point.




### SWITCH INPUT

The coin door and control panel switches are read by the MPU when SINP1 (switch input one enable) is low. Switches to be read are selected by AB0 thru AB2 from the MPU. All inputs are read on data line DB7. Switch inputs are "on" when pulled to ground.

DIAG STEP (diagnostic step), 3 KHz, SELF-TEST, SLAM, and HALT inputs are read by the MPU when SINP0 (switch input zero enable) is low. Inputs are directly read by the MPU on data lines DB7, DB6, DB1, DB2, and DB0 respectively. Switch inputs are active when pulled to ground. DIAG STEP, 3-KHz, and SELF-TEST are signals read by the MPU to initiate and control the game's self-test procedure. SLAM is a signal read by the MPU to indicate the status of the antislam switch mounted on the coin door. The MPU reads HALT to determine the state of the vector generator.

### THRUST INPUT




Player thrust control input POTIN is from the wiper of a 5 K-ohm potentiometer connected between +5 VDC and ground. The POTIN signal varies from +2 to +3.5 VDC, depending on the position of the thrust control. This voltage is compared with the output of digital-to-analog (D/A) converter N10 at the pin 9 and 10 inputs of comparator R11. If the POTIN voltage (R11, pin 10) is greater than the D/A converter output (R11, pin 9), pin 8 of R11 goes high. If the POTIN voltage is lower than the D/A converter output voltage, pin 8 of R11 goes low.

The D/A converter output voltage is controlled by the digital input (IND0 thru IND7) from down/up counters P9 and P10. The counters count up when pin 8 of R11 is low and count down when pin 8 of R11 is high. This feedback loop results in a self calibrating "pot voltage seek" circuit. The counters continuously count up or down as they "seek" the count which will cause the D/A output voltage to be equal to the POTIN voltage.


The MPU can then read the count output of counters P9 and P10 via tristate buffer N9 and the POTIN address, determine the relative position of the thrust control, and output data to the vector generator circuit for the thrust picture and to the audio circuit for the thrust sound.

### PLAYER INPUT CIRCUITY

### CLOCK CIRCUIT



NOTE: SHORT WDOG DISABLE TO GROUND WHEN USING AUTOMATIC RAM/ROM TESTER.




NOTE: DO NOT USE SPLIT PADS ON PCB FOR TROUBLESHOOTING PURPOSES. IF A 74LS244 IS INSTALLED AT LOCATION B2 AND/OR C2, THE SPLIT PAD FOR THAT LOCATION SHOULD BE FILLED WITH SOLDER. IF A 74LS241 IS USED, THE APPROPRIATE SPLIT PAD SHOULD BE OPEN.

	ADDRESS	DATA	FUNCTION
	A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0	D D D D D D D D D D D D D D D D	PAGE ZERO RAM HALT TEST SW SLAM SW
0000-00FF	2000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R R R R R R R R R R R R R R R R
	2400	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R D D D D D D D D D D D D D D D D
	1	0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	R D D D D D D D D D D D D D D D D
	2	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R D D D D D D D D D D D D D D D D
	3	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R D D D D D D D D D D D D D D D D
	4	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R D D D D D D D D D D D D D D D D
	5	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R D D D D D D D D D D D D D D D D
	6	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R D D D D D D D D D D D D D D D D
	7	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R D D D D D D D D D D D D D D D D
	2800	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	D D D D D D D D D D D D D D D D
	2000	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	D D D D D D D D D D D D D D D D
	3200	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	D D D D D D D D D D D D D D D D
	3200	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	D D D D D D D D D D D D D D D D
	3400	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	D D D D D D D D D D D D D D D D
	3800	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	D D D D D D D D D D D D D D D D
	3000	0 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0	D D D D D D D D D D D D D D D D
	3000	0 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0	D D D D D D D D D D D D D D D D
	4000-47FF	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	D D D D D D D D D D D D D D D D
	4000-5FFF	1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	D D D D D D D D D D D D D D D D
	5000-5FFF	1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	D D D D D D D D D D D D D D D D
	6000-7FFF	1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	D D D D D D D D D D D D D D D D

	ADDRESS	DATA	FUNCTION
	A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0	D D D D D D D D D D D D D D D D	PAGE ZERO RAM HALT TEST SW SLAM SW
0000-00FF	2000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R R R R R R R R R R R R R R R R
	2400	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R D D D D D D D D D D D D D D D D
	1	0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	R D D D D D D D D D D D D D D D D
	2	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R D D D D D D D D D D D D D D D D
	3	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R D D D D D D D D D D D D D D D D
	4	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R D D D D D D D D D D D D D D D D
	5	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R D D D D D D D D D D D D D D D D
	6	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R D D D D D D D D D D D D D D D D
	7	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R D D D D D D D D D D D D D D D D
	2800	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	D D D D D D D D D D D D D D D D
	2000	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	D D D D D D D D D D D D D D D D
	3200	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	D D D D D D D D D D D D D D D D
	3200	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	D D D D D D D D D D D D D D D D
	3400	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	D D D D D D D D D D D D D D D D
	3800	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	D D D D D D D D D D D D D D D D
	3000	0 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0	D D D D D D D D D D D D D D D D
	3000	0 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0	D D D D D D D D D D D D D D D D
	4000-47FF	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	D D D D D D D D D D D D D D D D
	4000-5FFF	1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	D D D D D D D D D D D D D D D D
	5000-5FFF	1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	D D D D D D D D D D D D D D D D
	6000-7FFF	1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	D D D D D D D D D D D D D D D D

### RAM CIRCUITY





The RAM is the temporary storage space for the MPU and is enabled when ZPAGE (Zero Page enable) is low. When R/WB (from the MPU) is low, the RAM stores the data byte input (DB0 thru DB7) at the location addressed by the MPU address bus (AB0 thru AB7). When R/WB is high, the MPU reads the stored data byte at the addressed location.




LUNAR LANDER™  
MICROCOMPUTER  
034230-XX A

© 1979 Atari, Inc.



### ROM/PROM CIRCUITY



Program Memory for the Lunar Lander game is contained in PROMs for the -01 version of the PCB or ROMs for the -02 version of the PCB. One ROM is equivalent to four PROMs. All PROMs connected to a common enable must be removed before replacing with a ROM. For example, remove PROMs at locations F1, H1, and M1 before replacing with ROM at location F1. A ROM/PROM equivalent chart is contained in Chapter 5, Illustrated Parts Catalog, of the Lunar Lander game manual.