

Figure 26 - Matrix Processor Controller

